component
TPS7333QP
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS7333QP
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · PDIP-8
TPS7333QP from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for the regulator; all voltages are specified with respect to this terminal. |
| 2 | EN | input | Enable input; a logic high shuts down the regulator (sleep mode, 0.5 µA max quiescent current at TJ = 25°C), and the pin is rated -0.3 V to 11 V. |
| 3 | IN | power_in | Regulator input supply, rated -0.3 V to 11 V; pins 3 and 4 are both IN. |
| 4 | IN | power_in | Regulator input supply, rated -0.3 V to 11 V; pins 3 and 4 are both IN. |
| 5 | OUT | power_out | Regulated output (3.3 V fixed for TPS7333) supplying 0 mA to 500 mA, with internal current limiting at approximately 1 A; pins 5 and 6 are both OUT. |
| 6 | OUT | power_out | Regulated output (3.3 V fixed for TPS7333) supplying 0 mA to 500 mA, with internal current limiting at approximately 1 A; pins 5 and 6 are both OUT. |
| 7 | SENSE | input | Output-voltage sense input for the fixed-voltage versions (FB on the adjustable TPS7301 only), normally connected to OUT as close to the device as possible and rated -0.3 V to 11 V. |
| 8 | RESET | output | Active-low open-drain NMOS reset output that goes low during an output undervoltage condition and returns high after a 200-ms (typ) delay once the condition ends. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | PDIP-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TPS7333QP - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files:
tps7333qp-etched.step/tps7333qp-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps7333qp.step/tps7333qp.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (46 pp, sha256
64058afafde102b9, retrieved 2026-10-06, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).