main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tps62134argtr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers tps62134argtr: viewers · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Initial commit: component/tps62134argtr · Ray 4d ago
tps62134argtr-etched.fit.json tps62134argtr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps62134argtr-etched.glb tps62134argtr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps62134argtr-etched.step tps62134argtr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps62134argtr.glb Publish 0.1.0 · Ray 4d ago
tps62134argtr.kicad_mod Publish 0.1.0 · Ray 4d ago
tps62134argtr.kicad_sym Publish 0.1.0 · Ray 4d ago
tps62134argtr.lbr Publish 0.1.0 · Ray 4d ago
tps62134argtr.step Publish 0.1.0 · Ray 4d ago

TPS62134ARGTR

Texas Instruments · DC-DC Converters · VQFN-16-EP(3x3)

TPS62134ARGTR from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOS input Output voltage sense pin and connection for control loop circuitry; must connect directly to output capacitor for feedback; operating voltage -0.3 to 7 V.
2 SW tri_state Switch node pin connected to internal MOSFET switches; connect inductor between SW pin and output capacitor; operating voltage -0.3 to (VI + 0.3) V.
3 SW tri_state Switch node pin connected to internal MOSFET switches; connect inductor between SW pin and output capacitor; operating voltage -0.3 to (VI + 0.3) V.
4 PG tri_state Open-drain power-good output pin; requires external pullup resistor; maximum sink current 2 mA; operating voltage -0.3 to 7 V.
5 FBS input Output-voltage feedback sense pin for positive remote sensing of load voltage; must connect close to load supply node; operating voltage -0.3 to 3 V.
6 AGND power_in Analog ground pin; must connect directly to exposed thermal pad and common ground plane for proper circuit operation.
7 SS output Soft-start output pin; external capacitor connected to this pin sets the soft-start time for controlled output voltage ramp; operating voltage -0.3 to 7 V.
8 VID1 input Output-voltage selection input pin (VIDx); used for dynamic voltage programming; operating voltage -0.3 to 7 V.
9 VID0 input Output-voltage selection input pin (VIDx); used for dynamic voltage programming; operating voltage -0.3 to 7 V.
10 AVIN power_in Analog supply voltage input for internal control circuitry; must connect to same source as PVIN; operating range 3 to 17 V.
11 PVIN power_in Power supply input pin for internal power stage; operating input voltage range 3 to 17 V; maximum voltage 20 V.
12 PVIN power_in Power supply input pin for internal power stage; operating input voltage range 3 to 17 V; maximum voltage 20 V.
13 EN input Enable/disable logic input pin; internal pulldown resistor maintains low logic level when pin floating; operating voltage -0.3 to 7 V.
14 LPM input Low-power-mode input pin for system standby mode with reduced output voltage; operating voltage -0.3 to 7 V.
15 PGND power_in Power ground pin for high-current return path; must connect directly to exposed thermal pad and common ground plane.
16 PGND power_in Power ground pin for high-current return path; must connect directly to exposed thermal pad and common ground plane.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS62134ARGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps62134argtr-etched.step / tps62134argtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps62134argtr.step / tps62134argtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 025c93b0451bd3e1, retrieved 2026-10-01, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF