Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS62130AQRGTRQ1

Texas Instruments · DC-DC Converters · VQFN-16-EP(3x3)

TPS62130AQRGTRQ1 from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Switch node connected to internal MOSFET switches; connect inductor between SW and output capacitor.
2 SW output Switch node connected to internal MOSFET switches; connect inductor between SW and output capacitor.
3 SW output Switch node connected to internal MOSFET switches; connect inductor between SW and output capacitor.
4 PG tri_state Output power good signal indicating VOUT ready status with open-drain architecture requiring pull-up resistor.
5 FB input Voltage feedback of adjustable version for resistive voltage divider connection; recommended to connect FB to AGND on fixed versions.
6 AGND power_in Analog ground pin that must be connected directly to exposed thermal pad and common ground plane.
7 FSW input Switching frequency select pin; low selects 2.5MHz typical operation while high selects 1.25MHz typical operation.
8 DEF input Output voltage scaling pin; low sets nominal voltage and high sets nominal voltage plus 5%.
9 SS/TR input Soft-start/tracking pin with external capacitor setting internal voltage reference rise time for tracking and sequencing.
10 AVIN power_in Supply voltage for control circuitry that must connect to same source as PVIN.
11 PVIN power_in Supply voltage for power stage that must connect to same source as AVIN.
12 PVIN power_in Supply voltage for power stage that must connect to same source as AVIN.
13 EN input Enable input pin; high level enables device operation and low level disables device.
14 VOS input Output voltage sense pin and connection for control loop circuitry.
15 PGND power_in Power ground pin that must be connected directly to exposed thermal pad and common ground plane.
16 PGND power_in Power ground pin that must be connected directly to exposed thermal pad and common ground plane.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS62130AQRGTRQ1
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps62130aqrgtrq1-etched.step / tps62130aqrgtrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps62130aqrgtrq1.step / tps62130aqrgtrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 e132f3ce7dba7fa6, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF