Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS61030PWPR

Texas Instruments · DC-DC Converters · TSSOP-16-EP

TPS61030PWPR from Texas Instruments, in a TSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW passive Boost and rectifying switch input, connects to the external inductor and internal NMOS/PMOS switch pair.
2 SW passive Boost and rectifying switch input, connects to the external inductor and internal NMOS/PMOS switch pair.
3 PGND power_in Power ground; source of the internal NMOS switch, must be connected to system power ground and to the PowerPAD.
4 PGND power_in Power ground; source of the internal NMOS switch, must be connected to system power ground and to the PowerPAD.
5 PGND power_in Power ground; source of the internal NMOS switch, must be connected to system power ground and to the PowerPAD.
6 VBAT power_in Supply voltage input to the device, accepts 1.8 V to 5.5 V.
7 LBI input Low battery comparator input, enabled with EN, switching threshold 500 mV typical, do not let float.
8 SYNC input Enable/disable power save mode (logic high on VBAT disables power save, logic low on GND enables it) or accepts an external clock signal for synchronization.
9 EN input Enable input; logic high (VBAT) enables the converter, logic low (GND) disables it and puts the device in shutdown.
10 LBO output Low battery comparator open-drain output, active low when LBI voltage drops below the 500 mV threshold, high-impedance when device is disabled.
11 GND power_in Control/logic ground reference for all internal control functions; must be connected to PGND at a single point near the IC.
12 FB input Voltage feedback input for adjustable output voltage versions, regulated to an internal reference of 500 mV.
13 VOUT power_out DC/DC converter output, delivers the regulated boost output voltage and current.
14 VOUT power_out DC/DC converter output, delivers the regulated boost output voltage and current.
15 VOUT power_out DC/DC converter output, delivers the regulated boost output voltage and current.
16 NC unconnected No internal connection.
17 PowerPAD power_in Exposed thermal pad; must be soldered to the PCB and connected to PGND for proper power dissipation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16-EP
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS61030PWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: tps61030pwpr-etched.step / tps61030pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps61030pwpr.step / tps61030pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 09d8799e40eac542, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF