component
TPS54328DDAR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOIC-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+45@@ -0,0 +1,45 @@+# TPS54328DDAR++**Texas Instruments** · DC-DC Converters · SOIC-8-EP++TPS54328DDAR from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | EN | input | Enable input control, active high with logic high threshold of 1.6 V and low threshold of 0.45 V. |+| 2 | VFB | input | Converter feedback input with threshold voltage of 765 mV in continuous mode, connect to output voltage divider. |+| 3 | VREG5 | power_out | Regulated 5.5-V power output (5.2-5.7 V typical, 60 mA maximum) requiring 1-µF bypass capacitor to GND. |+| 4 | SS | input | Soft-start control input with 2-µA typical charge current (1.4-2.6 µA range) for external capacitor to GND. |+| 5 | GND | power_in | Ground and power return pin serving as single-point connection for sensitive SS and VFB signal returns. |+| 6 | SW | output | Switch node connection between high-side and low-side N-channel MOSFETs driving the output inductor. |+| 7 | VBST | input | Bootstrap supply input for high-side gate drive requiring 0.1-µF capacitor between VBST and SW, charged by internal diode from VREG5. |+| 8 | VIN | power_in | Input voltage supply pin with operating range of 4.5-18 V supplying main converter power. |+| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-8-EP |+| Category | Power Management (PMIC) |+| Pins | 9 |++## CAD (KiCad official)++- Symbol: `TPS54328DDAR`+- Footprint: `Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm`+- 3D model: SOIC-8-EP (KiCad packages3D, STEP)+- 3D model files: `tps54328ddar-etched.step` / `tps54328ddar-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps54328ddar.step` / `tps54328ddar.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps54328) (35 pp, sha256 `54b1b4f4006b0b79`, retrieved 2026-09-23, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps54328ddar-datasheet.pdf)
page.jsonadded+150@@ -0,0 +1,150 @@+{+ "slug": "tps54328ddar",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments DC-DC Converters, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "tps54328ddar",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tps54328ddar.kicad_sym",+ "tps54328ddar.kicad_mod",+ "tps54328ddar.glb",+ "tps54328ddar.step",+ "tps54328ddar.lbr",+ "docs/hero.png",+ "docs/tps54328ddar-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "TPS54328DDAR",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-8-EP",+ "pin_count": 9,+ "category": "Power Management (PMIC)",+ "subcategory": "DC-DC Converters",+ "datasheet": "https://www.ti.com/cn/lit/gpn/tps54328",+ "parts": {+ "symbol": "tps54328ddar.kicad_sym",+ "footprint": "tps54328ddar.kicad_mod",+ "model_3d": "tps54328ddar-etched.glb",+ "model_3d_plain": "tps54328ddar.glb",+ "model_3d_step": "tps54328ddar-etched.step",+ "model_3d_step_plain": "tps54328ddar.step",+ "lbr": "tps54328ddar.lbr"+ },+ "distributor_links": {+ "lcsc": "C41314"+ },+ "pins": [+ {+ "number": "1",+ "name": "EN",+ "type": "input",+ "description": "Enable input control, active high with logic high threshold of 1.6 V and low threshold of 0.45 V."+ },+ {+ "number": "2",+ "name": "VFB",+ "type": "input",+ "description": "Converter feedback input with threshold voltage of 765 mV in continuous mode, connect to output voltage divider."+ },+ {+ "number": "3",+ "name": "VREG5",+ "type": "power_out",+ "description": "Regulated 5.5-V power output (5.2-5.7 V typical, 60 mA maximum) requiring 1-µF bypass capacitor to GND."+ },+ {+ "number": "4",+ "name": "SS",+ "type": "input",+ "description": "Soft-start control input with 2-µA typical charge current (1.4-2.6 µA range) for external capacitor to GND."+ },+ {+ "number": "5",+ "name": "GND",+ "type": "power_in",+ "description": "Ground and power return pin serving as single-point connection for sensitive SS and VFB signal returns."+ },+ {+ "number": "6",+ "name": "SW",+ "type": "output",+ "description": "Switch node connection between high-side and low-side N-channel MOSFETs driving the output inductor."+ },+ {+ "number": "7",+ "name": "VBST",+ "type": "input",+ "description": "Bootstrap supply input for high-side gate drive requiring 0.1-µF capacitor between VBST and SW, charged by internal diode from VREG5."+ },+ {+ "number": "8",+ "name": "VIN",+ "type": "power_in",+ "description": "Input voltage supply pin with operating range of 4.5-18 V supplying main converter power."+ },+ {+ "number": "9",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.2",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.2",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Exposed thermal pad on back side of package is documented on page 3 but not explicitly numbered in t",+ "exposed pad 9 added from the footprint"+ ],+ "pages_sent": 35,+ "cost_usd": 0.3295,+ "at": "2026-09-23T04:01:41"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/tps54328",+ "pages": 35,+ "sha256": "54b1b4f4006b0b79",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 9,+ "described": 9,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}