Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS54328DDAR

Texas Instruments · DC-DC Converters · SOIC-8-EP

TPS54328DDAR from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Enable input control, active high with logic high threshold of 1.6 V and low threshold of 0.45 V.
2 VFB input Converter feedback input with threshold voltage of 765 mV in continuous mode, connect to output voltage divider.
3 VREG5 power_out Regulated 5.5-V power output (5.2-5.7 V typical, 60 mA maximum) requiring 1-µF bypass capacitor to GND.
4 SS input Soft-start control input with 2-µA typical charge current (1.4-2.6 µA range) for external capacitor to GND.
5 GND power_in Ground and power return pin serving as single-point connection for sensitive SS and VFB signal returns.
6 SW output Switch node connection between high-side and low-side N-channel MOSFETs driving the output inductor.
7 VBST input Bootstrap supply input for high-side gate drive requiring 0.1-µF capacitor between VBST and SW, charged by internal diode from VREG5.
8 VIN power_in Input voltage supply pin with operating range of 4.5-18 V supplying main converter power.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8-EP
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TPS54328DDAR
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: SOIC-8-EP (KiCad packages3D, STEP)
  • 3D model files: tps54328ddar-etched.step / tps54328ddar-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps54328ddar.step / tps54328ddar.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 54b1b4f4006b0b79, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF