Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS40055PWPR

Texas Instruments · DC-DC Converters · HTSSOP-16-EP

TPS40055PWPR from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 KFF input Resistor from this pin to VIN programs voltage feedforward compensation and UVLO threshold level, with internal current division controlling PWM ramp slope.
2 RT input Resistor from this pin to ground sets the switching frequency of the internal oscillator according to fSW = 17.82×10⁶/(RT + 17 kΩ).
3 BP5 power_out 5-V voltage reference output; bypass to ground with 0.1-µF ceramic capacitor and limit external DC load to 1 mA maximum.
4 SYNC input Synchronization input for external oscillator clock source, or connect to SGND for free-running operation at RT-programmed frequency.
5 SGND power_in Signal ground reference for the device; must make single point connection to PGND plane.
6 SS/SD input Soft-start and shutdown control pin; capacitor charged at 2.3-µA internal source creates startup ramp from 0.85 V to 1.55 V regulation threshold.
7 VFB input Inverting input to error amplifier with 0.7-V internal reference voltage; feedback network connected from COMP pin regulates closed-loop output voltage.
8 COMP output Error amplifier output and PWM comparator input; internally clamped above peak ramp voltage to improve large signal transient response.
9 PGND power_in Power ground reference requiring low-impedance connection path to lower MOSFET source or sources.
10 LDRV tri_state Gate driver output for N-channel synchronous rectifier MOSFET, switching between BP10 voltage (on) and ground (off).
11 BP10 power_out 10-V voltage reference output for synchronous rectifier gate drive; bypass with 1-µF ceramic capacitor and limit external DC load to 1 mA maximum.
12 SW input Switched node connection point for overcurrent sensing; voltage (VIN - SW) across high-side MOSFET compared to ILIM voltage.
13 HDRV tri_state Floating gate driver output for high-side N-channel MOSFET, switching between BOOST voltage (on) and SW node voltage (off).
14 BOOST power_out Bootstrap gate drive supply voltage for high-side MOSFET gate driver; nominally 9 V greater than SW voltage, bypass with 0.1-µF ceramic capacitor.
15 VIN power_in Supply voltage input for device operation over 8 V to 40 V input range; recommend 8 V to 40 V per Recommended Operating Conditions.
16 ILIM input Current limit setting input with internal 8.5-µA current sink; resistor from VIN sets overcurrent threshold by comparing voltage drop across resistor to (VIN - SW).
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16-EP
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS40055PWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: tps40055pwpr-etched.step / tps40055pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps40055pwpr.step / tps40055pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 8efd3db408deb44b, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF