main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers tps3836l30qdbvrq1: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/tps3836l30qdbvrq1 · Ray 2d ago
tps3836l30qdbvrq1-etched.glb tps3836l30qdbvrq1: factory component page (tier=lcsc) · Ray 2d ago
tps3836l30qdbvrq1-etched.step tps3836l30qdbvrq1: factory component page (tier=lcsc) · Ray 2d ago
tps3836l30qdbvrq1-hero.glb Publish 0.1.0 · Ray 2d ago
tps3836l30qdbvrq1-hero.overlay.json Publish 0.1.0 · Ray 2d ago
tps3836l30qdbvrq1.glb Publish 0.1.0 · Ray 2d ago
tps3836l30qdbvrq1.kicad_mod Publish 0.1.0 · Ray 2d ago
tps3836l30qdbvrq1.kicad_sym Publish 0.1.0 · Ray 2d ago
tps3836l30qdbvrq1.lbr Publish 0.1.0 · Ray 2d ago
tps3836l30qdbvrq1.step Publish 0.1.0 · Ray 2d ago

TPS3836L30QDBVRQ1

Texas Instruments · Supervisor And Reset ICs · SOT-23-5

TPS3836L30QDBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CT input Capacitive timing input; selects power-on reset delay time of 10 ms when connected to GND or 200 ms when connected to VDD; input capacitance 5 pF typical at VI = 0 V to VDD.
2 GND power_in Ground/reference voltage connection.
3 MR input Active-low manual reset input with internal 30 kΩ pullup resistor; minimum pulse width 1 µs at VDD ≥ VIT + 0.2 V; low-level input current −200 µA typical at 0 V.
4 VDD power_in Positive supply voltage input; recommended operating range 1.6 V to 6 V; monitored for power-on reset with threshold voltage VIT = 2.64 V (L30); supply current 220 nA to 550 nA typical above VIT.
5 RESET output Active-low push-pull reset output (TPS3836); asserted low when VDD falls below VIT or MR is pulled low; propagation delay 10 µs typical; internal timer delay of 10 ms (CT = GND) or 200 ms (CT = VDD) before output returns high.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS3836L30QDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps3836l30qdbvrq1-etched.step / tps3836l30qdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3836l30qdbvrq1.step / tps3836l30qdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 9ebef96363b7ef9d, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF