main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers tps3808g15drvr: viewers · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago
tps3808g15drvr-etched.glb tps3808g15drvr: factory component page (tier=lcsc) · Ray 19d ago
tps3808g15drvr-etched.step tps3808g15drvr: factory component page (tier=lcsc) · Ray 19d ago
tps3808g15drvr-hero.glb tps3808g15drvr: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
tps3808g15drvr-hero.overlay.json Publish 0.1.0 · Ray 19d ago
tps3808g15drvr.glb Publish 0.1.0 · Ray 19d ago
tps3808g15drvr.kicad_mod Publish 0.1.0 · Ray 19d ago
tps3808g15drvr.kicad_sym Publish 0.1.0 · Ray 19d ago
tps3808g15drvr.lbr Publish 0.1.0 · Ray 19d ago
tps3808g15drvr.step Publish 0.1.0 · Ray 19d ago

TPS3808G15DRVR

Texas Instruments · Supervisor And Reset ICs · WSON-6-EP(2x2)

TPS3808G15DRVR from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Supply voltage input with a recommended operating range of 1.7 V to 6.5 V; place a 0.1 µF ceramic capacitor near this pin.
2 SENSE input Monitored voltage input; RESET is asserted when the voltage on this pin falls below the threshold voltage VIT, with a recommended 1 nF to 10 nF bypass capacitor.
3 CT input Reset delay programming pin: a 40 kΩ to 200 kΩ resistor to VDD gives a fixed 300 ms delay, leaving it open gives a fixed 20 ms delay, and a ground-referenced capacitor of at least 100 pF gives a user-programmable 1.25 ms to 10 s delay; VCT is limited to VDD.
4 MR input Manual reset input; driving it low asserts RESET, and it is internally pulled up to VDD through 90 kΩ (VIL max 0.3·VDD, VIH min 0.7·VDD, absolute maximum 6.5 V).
5 GND power_in Ground reference for the device.
6 RESET output Open-drain active-low reset output that requires a pull-up resistor of 10 kΩ to 1 MΩ and is rated up to 6.5 V with a maximum sink current of 5 mA.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS3808G15DRVR
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps3808g15drvr-etched.step / tps3808g15drvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3808g15drvr.step / tps3808g15drvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 508cd6b5f24c9f25, retrieved 2026-10-11, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF