main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers tps27082lddcr: viewers · Ray 2d ago
package.json tps27082lddcr: LCSC part number C5407543 (was published as the bare integer) · Ray 1d ago
page.json tps27082lddcr: LCSC part number C5407543 (was published as the bare integer) · Ray 1d ago
README.md Initial commit: component/tps27082lddcr · Ray 2d ago
tps27082lddcr-etched.glb tps27082lddcr: factory component page (tier=lcsc) · Ray 2d ago
tps27082lddcr-etched.step tps27082lddcr: factory component page (tier=lcsc) · Ray 2d ago
tps27082lddcr-hero.glb Publish 0.1.0 · Ray 2d ago
tps27082lddcr-hero.overlay.json Publish 0.1.0 · Ray 2d ago
tps27082lddcr.glb Publish 0.1.0 · Ray 2d ago
tps27082lddcr.kicad_mod Publish 0.1.0 · Ray 2d ago
tps27082lddcr.kicad_sym Publish 0.1.0 · Ray 2d ago
tps27082lddcr.lbr Publish 0.1.0 · Ray 2d ago
tps27082lddcr.step Publish 0.1.0 · Ray 2d ago

TPS27082LDDCR

Texas Instruments · Power Distribution Switches · SOT-23-6

TPS27082LDDCR from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Connect to system ground; provides reference for all voltage measurements.
2 VOUT output Drain terminal of power PFET Q1; output voltage supplied to load; may connect optional slew rate control capacitor between this pin and R1/C1.
3 VOUT output Drain terminal of power PFET Q1; output voltage node electrically connected with pin 2.
4 VIN power_in Source terminal of power PFET Q1; input supply voltage range 1.2 V to 8 V; connect external pull-up resistor between VIN and R1/C1 pins.
5 ON/OFF input Active high enable control input; apply voltage > 1.0 V to enable output switch; NMOS logic interface with hysteresis 600 mV to 730 mV depending on R1 value; connect pull-down resistor to GND if driven with high impedance source.
6 R1/C1 input Gate configuration node of power PFET Q1; connect external pull-up resistor R1 between VIN and this pin to set ON-resistance; optionally connect slew rate control capacitor C1 from VOUT to this pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS27082LDDCR
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tps27082lddcr-etched.step / tps27082lddcr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps27082lddcr.step / tps27082lddcr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 e3af703e0a01286f, retrieved 2026-10-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF