TPS25832AQWRHBRQ1

{
  "schema_version": 1,
  "type": "component",
  "slug": "tps25832aqwrhbrq1",
  "title": "TPS25832AQWRHBRQ1",
  "brief": "Texas Instruments Power Management - Specialized, QFN-32(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.1.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "power management (pmic)",
    "tps25832aqwrhbrq1",
    "factory-2.0.0",
    "extractor-text"
  ],
  "component": {
    "mpn": "TPS25832AQWRHBRQ1",
    "manufacturer": "Texas Instruments",
    "package": "QFN-32(5x5)",
    "pin_count": 33,
    "category": "Power Management (PMIC)",
    "subcategory": "Power Management - Specialized",
    "datasheet": "https://www.ti.com/cn/lit/gpn/tps25832a-q1",
    "parts": {
      "symbol": "tps25832aqwrhbrq1.kicad_sym",
      "footprint": "tps25832aqwrhbrq1.kicad_mod",
      "model_3d": "tps25832aqwrhbrq1-hero.glb",
      "model_3d_plain": "tps25832aqwrhbrq1.glb",
      "model_3d_step": "tps25832aqwrhbrq1-etched.step",
      "model_3d_step_plain": "tps25832aqwrhbrq1.step",
      "lbr": "tps25832aqwrhbrq1.lbr"
    },
    "distributor_links": {
      "lcsc": "C3189201",
      "digikey": "296-TPS25832AQWRHBRQ1TR-ND",
      "mouser": "595-PS25832AQWRHBRQ1"
    },
    "distributor_check": {
      "checked_at": "2026-10-11T13:20:56Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-TPS25832AQWRHBRQ1TR-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "595-PS25832AQWRHBRQ1",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "IN",
        "type": "power_in",
        "description": "Input supply to the regulator; connect high-quality bypass capacitor(s) directly to this pin and PGND, with IN to PGND limited to -0.3 V to 40 V."
      },
      {
        "number": "2",
        "name": "IN",
        "type": "power_in",
        "description": "Input supply to the regulator; connect high-quality bypass capacitor(s) directly to this pin and PGND, with IN to PGND limited to -0.3 V to 40 V."
      },
      {
        "number": "3",
        "name": "IN",
        "type": "power_in",
        "description": "Input supply to the regulator; connect high-quality bypass capacitor(s) directly to this pin and PGND, with IN to PGND limited to -0.3 V to 40 V."
      },
      {
        "number": "4",
        "name": "EN/UVLO",
        "type": "input",
        "description": "Enable pin that must not float (high = on, low = off); it can be tied to VIN, and its precision input allows adjustable UVLO through an external resistor divider, with EN to AGND limited to -0.3 V to VIN + 0.3 V."
      },
      {
        "number": "5",
        "name": "CTRL1",
        "type": "input",
        "description": "Logic-level control input for device/system configuration (see truth table), with CTRL1 to AGND limited to -0.3 V to 6 V."
      },
      {
        "number": "6",
        "name": "CTRL2",
        "type": "input",
        "description": "Logic-level control input for device/system configuration (see truth table), with CTRL2 to AGND limited to -0.3 V to 6 V."
      },
      {
        "number": "7",
        "name": "DP_OUT",
        "type": "bidirectional",
        "description": "DP data line connected to the USB host controller, with DP_OUT to AGND limited to -0.3 V to 6 V."
      },
      {
        "number": "8",
        "name": "DM_OUT",
        "type": "bidirectional",
        "description": "DM data line connected to the USB host controller, with DM_OUT to AGND limited to -0.3 V to 6 V."
      },
      {
        "number": "9",
        "name": "RT/SYNC",
        "type": "input",
        "description": "Resistor timing pin that sets the switching frequency (300 kHz to 2.2 MHz) or external clock synchronization input, with RT/SYNC to AGND limited to -0.3 V to 6 V."
      },
      {
        "number": "10",
        "name": "LS_GD",
        "type": "output",
        "description": "Gate driver output for the external NMOS, with LS_GD limited to -0.3 V to 18 V."
      },
      {
        "number": "11",
        "name": "IMON",
        "type": "passive",
        "description": "External resistor sets the maximum cable-compensation voltage at full load current, with IMON to AGND limited to -0.3 V to 6 V."
      },
      {
        "number": "12",
        "name": "ILIMIT",
        "type": "passive",
        "description": "External resistor sets the current-limit threshold (see table 10-2), with ILIMIT to AGND limited to -0.3 V to 6 V."
      },
      {
        "number": "13",
        "name": "CSN/OUT",
        "type": "input",
        "description": "Negative input of the current-sense amplifier and buck output used for internal voltage regulation, with CSN to AGND limited to -0.3 V to 20 V."
      },
      {
        "number": "14",
        "name": "CSP",
        "type": "input",
        "description": "Positive input of the current-sense amplifier, with CSP to AGND limited to -0.3 V to 20 V."
      },
      {
        "number": "15",
        "name": "BUS",
        "type": "input",
        "description": "VBUS discharge input to be connected to VBUS on the USB connector, with BUS to AGND limited to -0.3 V to 18 V."
      },
      {
        "number": "16",
        "name": "AGND",
        "type": "power_in",
        "description": "Analog ground and reference for internal references and logic; all electrical parameters are measured with respect to this pin, so connect it to system ground on the PCB."
      },
      {
        "number": "17",
        "name": "DM_IN",
        "type": "bidirectional",
        "description": "DM data line connected to the USB connector; for TPS25832A-Q1, DP_IN/DM_IN to AGND is limited to -0.3 V to 7 V and short-to-VBAT protection is not supported."
      },
      {
        "number": "18",
        "name": "DP_IN",
        "type": "bidirectional",
        "description": "DP data line connected to the USB connector; for TPS25832A-Q1, DP_IN/DM_IN to AGND is limited to -0.3 V to 7 V and short-to-VBAT protection is not supported."
      },
      {
        "number": "19",
        "name": "CC2",
        "type": "bidirectional",
        "description": "Analog input/output connected to the Type-C CC2 pin; for TPS25832A-Q1, CC1/CC2 to AGND is limited to -0.3 V to 7 V and short-to-VBAT protection is not supported."
      },
      {
        "number": "20",
        "name": "CC1",
        "type": "bidirectional",
        "description": "Analog input/output connected to the Type-C CC1 pin; for TPS25832A-Q1, CC1/CC2 to AGND is limited to -0.3 V to 7 V and short-to-VBAT protection is not supported."
      },
      {
        "number": "21",
        "name": "VCC",
        "type": "power_out",
        "description": "Output of the internal bias supply used for internal control circuits; connect a high-quality 2.2-µF capacitor from this pin to GND, with VCC to AGND limited to -0.3 V to 6 V."
      },
      {
        "number": "22",
        "name": "POL",
        "type": "output",
        "description": "Active-low open-drain output indicating which Type-C CC pin is connected to the cable CC line (asserted when CC2 is connected), giving the cable orientation needed to mux the super speed lines; limited to -0.3 V to 6 V."
      },
      {
        "number": "23",
        "name": "LD_DET",
        "type": "output",
        "description": "Active-low open-drain output asserted when a Type-C UFP is identified on the CC lines, limited to -0.3 V to 6 V."
      },
      {
        "number": "24",
        "name": "FAULT",
        "type": "output",
        "description": "Active-low open-drain output asserted during fault conditions (see table 10-4), limited to -0.3 V to 6 V."
      },
      {
        "number": "25",
        "name": "PGND",
        "type": "power_in",
        "description": "Power ground; connect to system ground and AGND, and to the bypass capacitor with short wide traces."
      },
      {
        "number": "26",
        "name": "PGND",
        "type": "power_in",
        "description": "Power ground; connect to system ground and AGND, and to the bypass capacitor with short wide traces."
      },
      {
        "number": "27",
        "name": "PGND",
        "type": "power_in",
        "description": "Power ground; connect to system ground and AGND, and to the bypass capacitor with short wide traces."
      },
      {
        "number": "28",
        "name": "SW",
        "type": "power_out",
        "description": "Switching output of the regulator, internally connected to the HS FET source and LS FET drain; connect to the power inductor, with SW to PGND limited to -0.3 V to VIN + 0.3 V (-3.5 V to 40 V for transients under 10 ns)."
      },
      {
        "number": "29",
        "name": "SW",
        "type": "power_out",
        "description": "Switching output of the regulator, internally connected to the HS FET source and LS FET drain; connect to the power inductor, with SW to PGND limited to -0.3 V to VIN + 0.3 V (-3.5 V to 40 V for transients under 10 ns)."
      },
      {
        "number": "30",
        "name": "SW",
        "type": "power_out",
        "description": "Switching output of the regulator, internally connected to the HS FET source and LS FET drain; connect to the power inductor, with SW to PGND limited to -0.3 V to VIN + 0.3 V (-3.5 V to 40 V for transients under 10 ns)."
      },
      {
        "number": "31",
        "name": "SW",
        "type": "power_out",
        "description": "Switching output of the regulator, internally connected to the HS FET source and LS FET drain; connect to the power inductor, with SW to PGND limited to -0.3 V to VIN + 0.3 V (-3.5 V to 40 V for transients under 10 ns)."
      },
      {
        "number": "32",
        "name": "BOOT",
        "type": "passive",
        "description": "Bootstrap capacitor connection for the HS FET driver; connect a high-quality 100-nF capacitor from this pin to SW, with BOOT to SW limited to -0.3 V to 6 V."
      },
      {
        "number": "33",
        "name": "EP",
        "type": "passive",
        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Package mapping: the MPN TPS25832AQWRHBRQ1 is the QW (RHB, RHB0032R) variant, and its top view is Fi; The thermal pad and corner anchors A1–A4 are not numbered signal pins on the printed package and are; Pin types are judgment calls where the datasheet table gives only a generic 'A' or 'P' class: BOOT (",
          "exposed pad 33 added from the footprint"
        ],
        "pages_sent": 9,
        "cost_usd": 0.084,
        "at": "2026-10-11T13:20:40"
      },
      "datasheet": {
        "url": "https://www.ti.com/cn/lit/gpn/tps25832a-q1",
        "pages": 76,
        "sha256": "9069fce1d6b72633",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 33,
        "described": 33,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "tps25832aqwrhbrq1.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          5,
          5,
          0.875
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "5fa713ea46b36980895812ed853577889b7cb06d275041a39b99bc0be305dc79",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "tps25832aqwrhbrq1-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          5,
          5,
          0.875
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "444a35db53c429caa41bc1eddedac2bbaec5cea7b58ced927fe153db7dd26a3c",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "Texas Instruments",
      "Package": "QFN-32(5x5)",
      "Category": "Power Management (PMIC)",
      "Pins": "33"
    }
  },
  "variants": [],
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "tps25832aqwrhbrq1"
  ],
  "discovery_pitch": "TPS25832AQWRHBRQ1 (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
  "author": {
    "name": "Ray",
    "email": "[email protected]"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "tps25832aqwrhbrq1.kicad_sym",
    "tps25832aqwrhbrq1.kicad_mod",
    "tps25832aqwrhbrq1.glb",
    "tps25832aqwrhbrq1.step",
    "tps25832aqwrhbrq1.lbr",
    "docs/hero.png",
    "docs/tps25832aqwrhbrq1-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "tps25832aqwrhbrq1-hero.glb",
    "tps25832aqwrhbrq1-hero.overlay.json"
  ],
  "visibility": {
    "public": true
  }
}