main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers tps2413d: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Initial commit: component/tps2413d · Ray 1mo ago
tps2413d-etched.glb tps2413d: factory component page (tier=lcsc) · Ray 1mo ago
tps2413d-etched.step tps2413d: factory component page (tier=lcsc) · Ray 1mo ago
tps2413d-hero.glb tps2413d: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
tps2413d-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
tps2413d.glb Publish 0.1.0 · Ray 1mo ago
tps2413d.kicad_mod Publish 0.1.0 · Ray 1mo ago
tps2413d.kicad_sym Publish 0.1.0 · Ray 1mo ago
tps2413d.lbr Publish 0.1.0 · Ray 1mo ago
tps2413d.step Publish 0.1.0 · Ray 1mo ago

TPS2413D

Texas Instruments · Power Distribution Switches · SOIC-8

TPS2413D from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Primary supply for the gate-drive charge pump and internal controls, which must be at least 3 V (VDD must exceed 3 V to meet the gate-drive specification) and may be higher or lower than the controlled bus voltage.
2 RSET input A resistor from this pin to GND (1.5 kΩ to open-ended range) programs the fast turnoff threshold, where leaving it open gives a slightly positive threshold and the TPS2413 must use a negative threshold; RSET voltage is limited to -0.3 V to 7 V.
3 RSVD power_in Reserved pin that must be connected to GND.
4 GND power_in Device ground that needs a low-impedance connection to the ground plane, since it carries several amperes of rapid discharge current when the external MOSFET turns off.
5 GATE output Drives the gate of the external N-channel MOSFET relative to A using the BYP supply, is pulled to GND by a fast discharge on turnoff, and is rated -0.3 V to 30 V with GATE above BYP limited to 0.3 V.
6 C input Voltage-sense input for the simulated diode cathode, connected to the MOSFET drain, with C allowed up to 18 V above A.
7 A input Voltage-sense input for the simulated diode anode, connected to the MOSFET source and Kelvin connected to it, which also serves as the reference for the charge-pump supply on BYP and is limited to 7.5 V above C.
8 BYP bidirectional Charge-pump output and gate-drive supply that needs a capacitor from BYP to A (2200 pF ceramic recommended), and shorting BYP to a voltage below A damages the device; BYP is rated -0.3 V to 30 V with BYP to A limited to 13 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS2413D
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps2413d-etched.step / tps2413d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps2413d.step / tps2413d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 2d4a1bb575996a87, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF