component

TPS1120DR

Public Made by Adom

by adom

Texas Instruments MOSFETs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorstps1120drfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps1120dr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/tps1120dr · Ray 1d ago
tps1120dr-etched.glb tps1120dr: factory component page (tier=mfr) · Ray 1d ago
tps1120dr-etched.step tps1120dr: factory component page (tier=mfr) · Ray 1d ago
tps1120dr-hero.glb tps1120dr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tps1120dr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps1120dr.glb Publish 0.1.0 · Ray 1d ago
tps1120dr.kicad_mod Publish 0.1.0 · Ray 1d ago
tps1120dr.kicad_sym Publish 0.1.0 · Ray 1d ago
tps1120dr.lbr Publish 0.1.0 · Ray 1d ago
tps1120dr.step Publish 0.1.0 · Ray 1d ago

TPS1120DR

Texas Instruments · MOSFETs · SOIC-8

TPS1120DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1SOURCE passive Source terminal of MOSFET 1; the lead is internally tied to the MOSFET 1 source heat sink, and the datasheet gives no separate current limit for this pin.
2 1GATE input Gate of MOSFET 1; TTL and CMOS compatible input with VGS(th) of -1.5 V maximum.
3 2SOURCE passive Source terminal of MOSFET 2; the lead is internally tied to the MOSFET 2 source heat sink, and the datasheet gives no separate current limit for this pin.
4 2GATE input Gate of MOSFET 2; TTL and CMOS compatible input with VGS(th) of -1.5 V maximum.
5 2DRAIN passive Drain of MOSFET 2; for all applications both drain pins of each device should be connected together.
6 2DRAIN passive Drain of MOSFET 2; for all applications both drain pins of each device should be connected together.
7 1DRAIN passive Drain of MOSFET 1; for all applications both drain pins of each device should be connected together.
8 1DRAIN passive Drain of MOSFET 1; for all applications both drain pins of each device should be connected together.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: TPS1120DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps1120dr-etched.step / tps1120dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps1120dr.step / tps1120dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 12ce794c05f16c80, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF