TMS320F28069UPZT

{
  "slug": "tms320f28069upzt",
  "version": "0.1.0",
  "type": "component",
  "description": "Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "embedded processors & controllers",
    "tms320f28069upzt",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "tms320f28069upzt.kicad_sym",
    "tms320f28069upzt.kicad_mod",
    "tms320f28069upzt.glb",
    "tms320f28069upzt.step",
    "tms320f28069upzt.lbr",
    "docs/hero.png",
    "docs/tms320f28069upzt-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "tms320f28069upzt-hero.glb",
    "tms320f28069upzt-hero.overlay.json"
  ],
  "component": {
    "mpn": "TMS320F28069UPZT",
    "manufacturer": "Texas Instruments",
    "package": "LQFP-100(14x14)",
    "pin_count": 100,
    "category": "Embedded Processors & Controllers",
    "subcategory": "Microcontrollers (MCU/MPU/SOC)",
    "datasheet": "https://www.ti.com/cn/lit/gpn/tms320f28062f",
    "parts": {
      "symbol": "tms320f28069upzt.kicad_sym",
      "footprint": "tms320f28069upzt.kicad_mod",
      "model_3d": "tms320f28069upzt-hero.glb",
      "model_3d_plain": "tms320f28069upzt.glb",
      "model_3d_step": "tms320f28069upzt-etched.step",
      "model_3d_step_plain": "tms320f28069upzt.step",
      "lbr": "tms320f28069upzt.lbr"
    },
    "distributor_links": {
      "lcsc": "C1337314",
      "digikey": "296-39329-ND",
      "mouser": "595-TMS320F28069UPZT"
    },
    "distributor_check": {
      "checked_at": "2026-10-08T21:43:27Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-39329-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "595-TMS320F28069UPZT",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "GPIO42",
        "type": "bidirectional",
        "description": "General-purpose I/O 42 (default GPIO at reset) with alternate functions EPWM8A, TZ1 and COMP1OUT."
      },
      {
        "number": "2",
        "name": "GPIO23",
        "type": "bidirectional",
        "description": "General-purpose I/O 23 (default GPIO at reset) with alternate functions EQEP1I, MFSXA and SCIRXDB."
      },
      {
        "number": "3",
        "name": "VDD",
        "type": "power_in",
        "description": "CPU and logic digital power pin; when using the internal VREG, place a 1.2-µF capacitor between each VDD pin and ground."
      },
      {
        "number": "4",
        "name": "VSS",
        "type": "power_in",
        "description": "Digital ground pin."
      },
      {
        "number": "5",
        "name": "VDDIO",
        "type": "power_in",
        "description": "Digital I/O buffer power pin; single supply source when VREG is enabled, with a decoupling capacitor on each pin."
      },
      {
        "number": "6",
        "name": "GPIO20",
        "type": "bidirectional",
        "description": "General-purpose I/O 20 with alternate functions EQEP1A, MDXA and COMP1OUT."
      },
      {
        "number": "7",
        "name": "GPIO21",
        "type": "bidirectional",
        "description": "General-purpose I/O 21 with alternate functions EQEP1B, MDRA and COMP2OUT."
      },
      {
        "number": "8",
        "name": "GPIO43",
        "type": "bidirectional",
        "description": "General-purpose I/O 43 with alternate functions EPWM8B, TZ2 and COMP2OUT."
      },
      {
        "number": "9",
        "name": "GPIO4",
        "type": "bidirectional",
        "description": "General-purpose I/O 4 with alternate function EPWM3A (HRPWM channel)."
      },
      {
        "number": "10",
        "name": "GPIO5",
        "type": "bidirectional",
        "description": "General-purpose I/O 5 with alternate functions EPWM3B, SPISIMOA and ECAP1."
      },
      {
        "number": "11",
        "name": "XRS",
        "type": "bidirectional",
        "description": "Open-drain device reset input and watchdog reset output with internal pullup; a 2.2 kΩ to 10 kΩ resistor to VDDIO is required and the pin is driven low for 512 OSCCLK cycles during watchdog reset."
      },
      {
        "number": "12",
        "name": "TRST",
        "type": "input",
        "description": "JTAG test reset with internal pulldown; must be maintained low during normal operation and an external pulldown (2.2 kΩ generally adequate) is required."
      },
      {
        "number": "13",
        "name": "VDDIO",
        "type": "power_in",
        "description": "Digital I/O buffer power pin; single supply source when VREG is enabled, with a decoupling capacitor on each pin."
      },
      {
        "number": "14",
        "name": "VDD",
        "type": "power_in",
        "description": "CPU and logic digital power pin; when using the internal VREG, place a 1.2-µF capacitor between each VDD pin and ground."
      },
      {
        "number": "15",
        "name": "VSS",
        "type": "power_in",
        "description": "Digital ground pin."
      },
      {
        "number": "16",
        "name": "ADCINA7",
        "type": "input",
        "description": "ADC group A, channel 7 analog input."
      },
      {
        "number": "17",
        "name": "ADCINA6",
        "type": "input",
        "description": "ADC group A, channel 6 analog input, also COMP3A comparator input and AIO6 analog I/O."
      },
      {
        "number": "18",
        "name": "ADCINA5",
        "type": "input",
        "description": "ADC group A, channel 5 analog input."
      },
      {
        "number": "19",
        "name": "ADCINA4",
        "type": "input",
        "description": "ADC group A, channel 4 analog input, also COMP2A comparator input and AIO4 analog I/O."
      },
      {
        "number": "20",
        "name": "ADCINA3",
        "type": "input",
        "description": "ADC group A, channel 3 analog input."
      },
      {
        "number": "21",
        "name": "ADCINA2",
        "type": "input",
        "description": "ADC group A, channel 2 analog input, also COMP1A comparator input and AIO2 analog I/O."
      },
      {
        "number": "22",
        "name": "ADCINA1",
        "type": "input",
        "description": "ADC group A, channel 1 analog input."
      },
      {
        "number": "23",
        "name": "ADCINA0",
        "type": "input",
        "description": "ADC group A, channel 0 analog input; ADC full-scale range is 0 V to 3.3 V in internal reference mode."
      },
      {
        "number": "24",
        "name": "VREFHI",
        "type": "input",
        "description": "ADC external reference high, used only in ADC external reference mode; VREFHI must not exceed VDDA."
      },
      {
        "number": "25",
        "name": "VDDA",
        "type": "power_in",
        "description": "Analog power pin; tie with a 2.2-µF capacitor (typical) close to the pin."
      },
      {
        "number": "26",
        "name": "VSSA",
        "type": "power_in",
        "description": "Analog ground pin."
      },
      {
        "number": "27",
        "name": "VREFLO",
        "type": "input",
        "description": "ADC external reference low."
      },
      {
        "number": "28",
        "name": "ADCINB0",
        "type": "input",
        "description": "ADC group B, channel 0 analog input."
      },
      {
        "number": "29",
        "name": "ADCINB1",
        "type": "input",
        "description": "ADC group B, channel 1 analog input."
      },
      {
        "number": "30",
        "name": "ADCINB2",
        "type": "input",
        "description": "ADC group B, channel 2 analog input, also COMP1B comparator input and AIO10 analog I/O."
      },
      {
        "number": "31",
        "name": "ADCINB3",
        "type": "input",
        "description": "ADC group B, channel 3 analog input."
      },
      {
        "number": "32",
        "name": "ADCINB4",
        "type": "input",
        "description": "ADC group B, channel 4 analog input, also COMP2B comparator input and AIO12 analog I/O."
      },
      {
        "number": "33",
        "name": "ADCINB5",
        "type": "input",
        "description": "ADC group B, channel 5 analog input."
      },
      {
        "number": "34",
        "name": "ADCINB6",
        "type": "input",
        "description": "ADC group B, channel 6 analog input, also COMP3B comparator input and AIO14 analog I/O."
      },
      {
        "number": "35",
        "name": "ADCINB7",
        "type": "input",
        "description": "ADC group B, channel 7 analog input."
      },
      {
        "number": "36",
        "name": "VSS",
        "type": "power_in",
        "description": "Digital ground pin."
      },
      {
        "number": "37",
        "name": "VDD",
        "type": "power_in",
        "description": "CPU and logic digital power pin; when using the internal VREG, place a 1.2-µF capacitor between each VDD pin and ground."
      },
      {
        "number": "38",
        "name": "VDDIO",
        "type": "power_in",
        "description": "Digital I/O buffer power pin; single supply source when VREG is enabled, with a decoupling capacitor on each pin."
      },
      {
        "number": "39",
        "name": "GPIO25",
        "type": "bidirectional",
        "description": "General-purpose I/O 25 with alternate functions ECAP2, EQEP2B (PZ/PZP only) and SPISOMIB."
      },
      {
        "number": "40",
        "name": "GPIO31",
        "type": "bidirectional",
        "description": "General-purpose I/O 31 with alternate functions CANTXA, EQEP2S (PZ/PZP only) and EPWM8A."
      },
      {
        "number": "41",
        "name": "GPIO30",
        "type": "bidirectional",
        "description": "General-purpose I/O 30 with alternate functions CANRXA, EQEP2I (PZ/PZP only) and EPWM7A."
      },
      {
        "number": "42",
        "name": "GPIO50",
        "type": "bidirectional",
        "description": "General-purpose I/O 50 with alternate functions EQEP1A, MDXA and TZ1."
      },
      {
        "number": "43",
        "name": "GPIO29",
        "type": "bidirectional",
        "description": "General-purpose I/O 29 with alternate functions SCITXDA, SCLA (open-drain I2C clock) and TZ3."
      },
      {
        "number": "44",
        "name": "GPIO12",
        "type": "bidirectional",
        "description": "General-purpose I/O 12 with alternate functions TZ1, SCITXDA and SPISIMOB."
      },
      {
        "number": "45",
        "name": "TEST2",
        "type": "unconnected",
        "description": "Test pin reserved for TI; must be left unconnected."
      },
      {
        "number": "46",
        "name": "VDD3VFL",
        "type": "power_in",
        "description": "3.3-V flash core power pin; should be connected to 3.3 V at all times."
      },
      {
        "number": "47",
        "name": "VSS",
        "type": "power_in",
        "description": "Digital ground pin."
      },
      {
        "number": "48",
        "name": "GPIO51",
        "type": "bidirectional",
        "description": "General-purpose I/O 51 with alternate functions EQEP1B, MDRA and TZ2."
      },
      {
        "number": "49",
        "name": "GPIO9",
        "type": "bidirectional",
        "description": "General-purpose I/O 9 with alternate functions EPWM5B, SCITXDB and ECAP3."
      },
      {
        "number": "50",
        "name": "GPIO28",
        "type": "bidirectional",
        "description": "General-purpose I/O 28 with alternate functions SCIRXDA, SDAA (open-drain I2C data) and TZ2."
      },
      {
        "number": "51",
        "name": "GPIO18",
        "type": "bidirectional",
        "description": "General-purpose I/O 18 with alternate functions SPICLKA, SCITXDB and XCLKOUT; XCLKOUT is SYSCLKOUT/4 at reset."
      },
      {
        "number": "52",
        "name": "GPIO17",
        "type": "bidirectional",
        "description": "General-purpose I/O 17 with alternate functions SPISOMIA and TZ3."
      },
      {
        "number": "53",
        "name": "GPIO52",
        "type": "bidirectional",
        "description": "General-purpose I/O 52 with alternate functions EQEP1S, MCLKXA and TZ3."
      },
      {
        "number": "54",
        "name": "GPIO8",
        "type": "bidirectional",
        "description": "General-purpose I/O 8 with alternate functions EPWM5A (HRPWM channel) and ADCSOCAO."
      },
      {
        "number": "55",
        "name": "GPIO16",
        "type": "bidirectional",
        "description": "General-purpose I/O 16 with alternate functions SPISIMOA and TZ2."
      },
      {
        "number": "56",
        "name": "GPIO44",
        "type": "bidirectional",
        "description": "General-purpose I/O 44 with alternate functions MFSRA, SCIRXDB and EPWM7B."
      },
      {
        "number": "57",
        "name": "GPIO7",
        "type": "bidirectional",
        "description": "General-purpose I/O 7 with alternate functions EPWM4B, SCIRXDA and ECAP2."
      },
      {
        "number": "58",
        "name": "GPIO6",
        "type": "bidirectional",
        "description": "General-purpose I/O 6 with alternate functions EPWM4A (HRPWM channel), EPWMSYNCI and EPWMSYNCO."
      },
      {
        "number": "59",
        "name": "X2",
        "type": "output",
        "description": "On-chip crystal oscillator output; a quartz crystal or ceramic resonator connects across X1 and X2, and X2 must be left unconnected if not used."
      },
      {
        "number": "60",
        "name": "X1",
        "type": "input",
        "description": "On-chip 1.8-V crystal oscillator input; must be tied to GND if the oscillator is not used."
      },
      {
        "number": "61",
        "name": "VDDIO",
        "type": "power_in",
        "description": "Digital I/O buffer power pin; single supply source when VREG is enabled, with a decoupling capacitor on each pin."
      },
      {
        "number": "62",
        "name": "VSS",
        "type": "power_in",
        "description": "Digital ground pin."
      },
      {
        "number": "63",
        "name": "VDD",
        "type": "power_in",
        "description": "CPU and logic digital power pin; when using the internal VREG, place a 1.2-µF capacitor between each VDD pin and ground."
      },
      {
        "number": "64",
        "name": "GPIO19",
        "type": "bidirectional",
        "description": "General-purpose I/O 19 with alternate functions XCLKIN (external oscillator input, not gated by the mux), SPISTEA, SCIRXDB and ECAP1; the path to the clock block must not be enabled if the pin is used for other functions."
      },
      {
        "number": "65",
        "name": "GPIO53",
        "type": "bidirectional",
        "description": "General-purpose I/O 53 with alternate functions EQEP1I, MFSXA."
      },
      {
        "number": "66",
        "name": "GPIO39",
        "type": "bidirectional",
        "description": "General-purpose I/O 39 (no alternate function listed for this pin)."
      },
      {
        "number": "67",
        "name": "GPIO38",
        "type": "bidirectional",
        "description": "General-purpose I/O 38 with alternate functions XCLKIN (external oscillator input, default selection) and TCK (JTAG test clock with internal pullup); must not be used as XCLKIN clock during JTAG debug."
      },
      {
        "number": "68",
        "name": "GPIO34",
        "type": "bidirectional",
        "description": "General-purpose I/O 34 with alternate functions COMP2OUT and COMP3OUT; this I/O may glitch during power-up when VREG is used."
      },
      {
        "number": "69",
        "name": "GPIO54",
        "type": "bidirectional",
        "description": "General-purpose I/O 54 with alternate functions SPISIMOA, EQEP2A (PZ/PZP only) and HRCAP1."
      },
      {
        "number": "70",
        "name": "GPIO37",
        "type": "bidirectional",
        "description": "General-purpose I/O 37 with alternate function TDO (JTAG scan out, 8-mA drive); TDO shifts out on the falling edge of TCK."
      },
      {
        "number": "71",
        "name": "GPIO35",
        "type": "bidirectional",
        "description": "General-purpose I/O 35 with alternate function TDI (JTAG test data input with internal pullup)."
      },
      {
        "number": "72",
        "name": "GPIO36",
        "type": "bidirectional",
        "description": "General-purpose I/O 36 with alternate function TMS (JTAG test-mode select with internal pullup)."
      },
      {
        "number": "73",
        "name": "GPIO11",
        "type": "bidirectional",
        "description": "General-purpose I/O 11 with alternate functions EPWM6B, SCIRXDB and ECAP1."
      },
      {
        "number": "74",
        "name": "GPIO10",
        "type": "bidirectional",
        "description": "General-purpose I/O 10 with alternate functions EPWM6A (HRPWM channel) and ADCSOCBO."
      },
      {
        "number": "75",
        "name": "GPIO55",
        "type": "bidirectional",
        "description": "General-purpose I/O 55 with alternate functions SPISOMIA, EQEP2B (PZ/PZP only) and HRCAP2."
      },
      {
        "number": "76",
        "name": "GPIO41",
        "type": "bidirectional",
        "description": "General-purpose I/O 41 with alternate functions EPWM7B and SCIRXDB."
      },
      {
        "number": "77",
        "name": "GPIO27",
        "type": "bidirectional",
        "description": "General-purpose I/O 27 with alternate functions HRCAP2, EQEP2S (PZ/PZP only), SPISTEB and USB0DM (USB negative differential; requires USBIOEN in GPACTRL2 on U devices)."
      },
      {
        "number": "78",
        "name": "GPIO26",
        "type": "bidirectional",
        "description": "General-purpose I/O 26 with alternate functions ECAP3, EQEP2I (PZ/PZP only), SPICLKB and USB0DP (USB positive differential; requires USBIOEN in GPACTRL2 on U devices); may glitch during VREG power-up."
      },
      {
        "number": "79",
        "name": "VDDIO",
        "type": "power_in",
        "description": "Digital I/O buffer power pin; single supply source when VREG is enabled, with a decoupling capacitor on each pin."
      },
      {
        "number": "80",
        "name": "VSS",
        "type": "power_in",
        "description": "Digital ground pin."
      },
      {
        "number": "81",
        "name": "VDD",
        "type": "power_in",
        "description": "CPU and logic digital power pin; when using the internal VREG, place a 1.2-µF capacitor between each VDD pin and ground."
      },
      {
        "number": "82",
        "name": "GPIO40",
        "type": "bidirectional",
        "description": "General-purpose I/O 40 with alternate functions EPWM7A and SCITXDB."
      },
      {
        "number": "83",
        "name": "GPIO3",
        "type": "bidirectional",
        "description": "General-purpose I/O 3 with alternate functions EPWM2B, SPISOMIA and COMP2OUT."
      },
      {
        "number": "84",
        "name": "GPIO2",
        "type": "bidirectional",
        "description": "General-purpose I/O 2 with alternate function EPWM2A (HRPWM channel)."
      },
      {
        "number": "85",
        "name": "GPIO56",
        "type": "bidirectional",
        "description": "General-purpose I/O 56 with alternate functions SPICLKA, EQEP2I (PZ/PZP only) and HRCAP3."
      },
      {
        "number": "86",
        "name": "GPIO1",
        "type": "bidirectional",
        "description": "General-purpose I/O 1 with alternate functions EPWM1B and COMP1OUT."
      },
      {
        "number": "87",
        "name": "GPIO0",
        "type": "bidirectional",
        "description": "General-purpose I/O 0 with alternate function EPWM1A (HRPWM channel)."
      },
      {
        "number": "88",
        "name": "GPIO15",
        "type": "bidirectional",
        "description": "General-purpose I/O 15 with alternate functions ECAP2, SCIRXDB and SPISTEB."
      },
      {
        "number": "89",
        "name": "GPIO57",
        "type": "bidirectional",
        "description": "General-purpose I/O 57 with alternate functions SPISTEA, EQEP2S (PZ/PZP only) and HRCAP4."
      },
      {
        "number": "90",
        "name": "VREGENZ",
        "type": "input",
        "description": "Internal voltage regulator enable with internal pulldown; tie to VSS to enable the internal 1.8-V VREG and to VDDIO to disable it and use an external 1.8-V supply."
      },
      {
        "number": "91",
        "name": "VDD",
        "type": "power_in",
        "description": "CPU and logic digital power pin; when using the internal VREG, place a 1.2-µF capacitor between each VDD pin and ground."
      },
      {
        "number": "92",
        "name": "VSS",
        "type": "power_in",
        "description": "Digital ground pin."
      },
      {
        "number": "93",
        "name": "VDDIO",
        "type": "power_in",
        "description": "Digital I/O buffer power pin; single supply source when VREG is enabled, with a decoupling capacitor on each pin."
      },
      {
        "number": "94",
        "name": "GPIO58",
        "type": "bidirectional",
        "description": "General-purpose I/O 58 with alternate functions MCLKRA, SCITXDB and EPWM7A."
      },
      {
        "number": "95",
        "name": "GPIO13",
        "type": "bidirectional",
        "description": "General-purpose I/O 13 with alternate functions TZ2 and SPISOMIB."
      },
      {
        "number": "96",
        "name": "GPIO14",
        "type": "bidirectional",
        "description": "General-purpose I/O 14 with alternate functions TZ3, SCITXDB and SPICLKB."
      },
      {
        "number": "97",
        "name": "GPIO24",
        "type": "bidirectional",
        "description": "General-purpose I/O 24 with alternate functions ECAP1, EQEP2A (PZ/PZP only) and SPISIMOB."
      },
      {
        "number": "98",
        "name": "GPIO22",
        "type": "bidirectional",
        "description": "General-purpose I/O 22 with alternate functions EQEP1S, MCLKXA and SCITXDB."
      },
      {
        "number": "99",
        "name": "GPIO32",
        "type": "bidirectional",
        "description": "General-purpose I/O 32 with alternate functions SDAA (open-drain I2C data), EPWMSYNCI and ADCSOCAO."
      },
      {
        "number": "100",
        "name": "GPIO33",
        "type": "bidirectional",
        "description": "General-purpose I/O 33 with alternate functions SCLA (open-drain I2C clock), EPWMSYNCO and ADCSOCBO."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Pin numbers are taken from the PZ/PZP column of the signal-description table (pp. 12-20) and cross-c; Some alternate functions are restricted to the PZ/PZP packages (eQEP2 is listed as PZ/PZP only). The; Datasheet notes that GPIO38/XCLKIN/TCK and GPIO19/XCLKIN should not be used as external clock inputs"
        ],
        "pages_sent": 43,
        "cost_usd": 0.3468,
        "at": "2026-10-08T21:42:55"
      },
      "datasheet": {
        "url": "https://www.ti.com/cn/lit/gpn/tms320f28062f",
        "pages": 206,
        "sha256": "3033efed856fc72a",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 100,
        "described": 100,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "tms320f28069upzt.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          16.0,
          16.0,
          1.5
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "51720097260ffba41c3062f85f67623721102fa535901c47cb555a1f444feeb3",
        "checked": "2026-10-08",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "tms320f28069upzt-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          16.0,
          16.0,
          1.5
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "675363e2d31da9bcf5411bbeaad90d6480632ecbebbdbe49ff64312705bb966f",
        "checked": "2026-10-08",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}