component
TM10N10S
Public Made by Adomby adom
Tritech-MOS MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTM10N10S
Tritech-MOS · MOSFETs · SOP-8
TM10N10S from Tritech-MOS, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source terminal of the N-channel MOSFET, connected in parallel with pins 2 and 3 and shown at PIN1 on the package diagram. |
| 2 | S | passive | Source terminal of the N-channel MOSFET, connected in parallel with pins 1 and 3. |
| 3 | S | passive | Source terminal of the N-channel MOSFET, connected in parallel with pins 1 and 2. |
| 4 | G | input | Gate terminal of the N-channel MOSFET with a maximum gate-source voltage of ±20 V and a typical gate threshold voltage of 1.5 V (1.0 V min to 2.5 V max). |
| 5 | D | passive | Drain terminal of the MOSFET, connected in parallel with pins 6, 7 and 8, rated for a maximum drain-source voltage of 100 V and a continuous drain current of 10 A. |
| 6 | D | passive | Drain terminal of the MOSFET, connected in parallel with pins 5, 7 and 8, rated for a maximum drain-source voltage of 100 V. |
| 7 | D | passive | Drain terminal of the MOSFET, connected in parallel with pins 5, 6 and 8, rated for a maximum drain-source voltage of 100 V. |
| 8 | D | passive | Drain terminal of the MOSFET, connected in parallel with pins 5, 6 and 7, rated for a maximum drain-source voltage of 100 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Tritech-MOS |
| Package | SOP-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TM10N10S - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
tm10n10s-etched.step/tm10n10s-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tm10n10s.step/tm10n10s.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Tritech-MOS datasheet (7 pp, sha256
12b4899bdaa1df25, retrieved 2026-10-28, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).