component

TLV62569APDRLT

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, SOT-563-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tlv62569apdrltfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers tlv62569apdrlt: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/tlv62569apdrlt · Ray 2d ago
tlv62569apdrlt-etched.glb tlv62569apdrlt: factory component page (tier=lcsc) · Ray 2d ago
tlv62569apdrlt-etched.step tlv62569apdrlt: factory component page (tier=lcsc) · Ray 2d ago
tlv62569apdrlt-hero.glb Publish 0.1.0 · Ray 2d ago
tlv62569apdrlt-hero.overlay.json Publish 0.1.0 · Ray 2d ago
tlv62569apdrlt.glb Publish 0.1.0 · Ray 2d ago
tlv62569apdrlt.kicad_mod Publish 0.1.0 · Ray 2d ago
tlv62569apdrlt.kicad_sym Publish 0.1.0 · Ray 2d ago
tlv62569apdrlt.lbr Publish 0.1.0 · Ray 2d ago
tlv62569apdrlt.step Publish 0.1.0 · Ray 2d ago

TLV62569APDRLT

Texas Instruments · DC-DC Converters · SOT-563-6

TLV62569APDRLT from Texas Instruments, in a SOT-563-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Feedback pin for the internal control loop; connect this pin to an external feedback divider.
2 GND power_in Ground pin.
3 VIN power_in Power supply voltage input.
4 SW output Switch pin connected to the internal FET switches and inductor terminal; connect the inductor of the output filter to this pin.
5 EN input Device enable logic input; logic high enables the device, logic low disables the device and turns it into shutdown; do not leave floating.
6 PG output Power good open-drain output pin for TLV62569APDRL; the pull-up resistor should not be connected to any voltage higher than 5.5V; if not used, leave the pin floating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-563-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TLV62569APDRLT
  • Footprint: Package_TO_SOT_SMD:SOT-563
  • 3D model: SOT-563-6 (KiCad packages3D, STEP)
  • 3D model files: tlv62569apdrlt-etched.step / tlv62569apdrlt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv62569apdrlt.step / tlv62569apdrlt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 60bb6fcb24b14fa4, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF