component

TLV1544CPWR

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitiontlv1544cpwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15d ago
viewers tlv1544cpwr: viewers · Ray 15d ago
package.json Publish 0.1.0 · Ray 15d ago
page.json Set visibility: public · Ray 15d ago
README.md Publish 0.1.0 · Ray 15d ago
tlv1544cpwr-etched.glb tlv1544cpwr: factory component page (tier=lcsc) · Ray 15d ago
tlv1544cpwr-etched.step tlv1544cpwr: factory component page (tier=lcsc) · Ray 15d ago
tlv1544cpwr-hero.glb tlv1544cpwr: hero GLB from the etched model (keeps the MPN mark) · Ray 15d ago
tlv1544cpwr-hero.overlay.json Publish 0.1.0 · Ray 15d ago
tlv1544cpwr.glb Publish 0.1.0 · Ray 15d ago
tlv1544cpwr.kicad_mod Publish 0.1.0 · Ray 15d ago
tlv1544cpwr.kicad_sym Publish 0.1.0 · Ray 15d ago
tlv1544cpwr.lbr Publish 0.1.0 · Ray 15d ago
tlv1544cpwr.step Publish 0.1.0 · Ray 15d ago

TLV1544CPWR

Texas Instruments · Analog To Digital Converters (ADC) · TSSOP-16

TLV1544CPWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DATA OUT tri_state Three-state serial output of the A/D conversion result, in high-impedance when CS is high and active when CS is low (or after FS↓ in DSP mode), changing on the falling (microprocessor mode) or rising (DSP mode) edge of I/O CLK.
2 DATA IN input Serial data input that receives the 4-bit MSB-first channel and mode select word on the first four I/O CLK edges, and is ignored for the rest of the current conversion period.
3 I/O CLK input Input/output clock that clocks in the input data bits, sets sampling and conversion timing, and shifts out output data; the datasheet states it can go up to 10 MHz for most of the voltage range and is limited to 2.8 MHz for a supply from 2.7 V.
4 EOC output End-of-conversion output that goes low on the tenth rising (microprocessor mode) or tenth falling (DSP mode) I/O CLK edge and stays low until the conversion is complete and data is ready for transfer.
5 VCC power_in Positive supply voltage; the device is specified for single-supply operation from 2.7 V dc to 5.5 V dc.
6 A0 input Analog input channel 0, internally multiplexed; for a source impedance greater than 1 kΩ, the asynchronous start should be used to increase the sampling time.
7 A1 input Analog input channel 1, internally multiplexed; for a source impedance greater than 1 kΩ, the asynchronous start should be used to increase the sampling time.
8 A2 input Analog input channel 2, internally multiplexed; for a source impedance greater than 1 kΩ, the asynchronous start should be used to increase the sampling time.
9 A3 input Analog input channel 3, internally multiplexed; for a source impedance greater than 1 kΩ, the asynchronous start should be used to increase the sampling time.
10 CSTART input Sampling/conversion start control where a high-to-low transition starts sampling and a low-to-high transition starts conversion, independent of I/O CLK and working while CS is high; it must be tied to VCC if not used.
11 GND power_in Ground return for internal circuitry; all voltage measurements are referenced to GND unless otherwise noted.
12 INV CLK input Inverted clock input that is tied to GND when an inverted I/O CLK is used and to VCC when it is not, affecting both microprocessor and DSP interfaces, and can also invoke a built-in test mode.
13 FS input DSP frame synchronization input that indicates the start of a serial data frame into or out of the device, and is tied to VCC when interfacing with a microprocessor.
14 REF- input Lower reference voltage, nominally ground, that together with REF+ sets the maximum input voltage range.
15 REF+ input Upper reference voltage, nominally VCC; the maximum input voltage range is determined by the difference between the voltages applied to REF+ and REF-.
16 CS input Chip select where a high-to-low transition resets the internal counters and enables DATA IN, DATA OUT and I/O CLK within the maximum setup time, and a low-to-high transition disables them within the setup time.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: TLV1544CPWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: tlv1544cpwr-etched.step / tlv1544cpwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv1544cpwr.step / tlv1544cpwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 6a6c65b5e7263803, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF