component
TL16C752DPFBR
Public Made by Adomby adom
Texas Instruments UART, TQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434
{
"slug": "tl16c752dpfbr",
"version": "0.1.0",
"type": "component",
"description": "Texas Instruments UART, TQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"interface",
"tl16c752dpfbr",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"tl16c752dpfbr.kicad_sym",
"tl16c752dpfbr.kicad_mod",
"tl16c752dpfbr.glb",
"tl16c752dpfbr.step",
"tl16c752dpfbr.lbr",
"docs/hero.png",
"docs/tl16c752dpfbr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"tl16c752dpfbr-hero.glb",
"tl16c752dpfbr-hero.overlay.json",
"tl16c752dpfbr-etched.glb"
],
"component": {
"mpn": "TL16C752DPFBR",
"manufacturer": "Texas Instruments",
"package": "TQFP-48(7x7)",
"pin_count": 48,
"category": "Interface",
"subcategory": "UART",
"datasheet": "https://www.ti.com/lit/ds/symlink/tl16c752d.pdf",
"parts": {
"symbol": "tl16c752dpfbr.kicad_sym",
"footprint": "tl16c752dpfbr.kicad_mod",
"model_3d": "tl16c752dpfbr-hero.glb",
"model_3d_plain": "tl16c752dpfbr-etched.glb",
"model_3d_step": "tl16c752dpfbr-etched.step",
"model_3d_step_plain": "tl16c752dpfbr.step",
"lbr": "tl16c752dpfbr.lbr"
},
"distributor_links": {
"lcsc": "C524288",
"digikey": "296-44525-2-ND",
"mouser": "595-TL16C752DPFBR"
},
"distributor_check": {
"checked_at": "2026-11-05T23:55:04Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "296-44525-2-ND",
"status": "found"
},
"mouser": {
"pn": "595-TL16C752DPFBR",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "D5",
"type": "bidirectional",
"description": "Data bus bit 5, an 8-bit 3-state bidirectional bus to the controlling CPU."
},
{
"number": "2",
"name": "D6",
"type": "bidirectional",
"description": "Data bus bit 6, an 8-bit 3-state bidirectional bus to the controlling CPU."
},
{
"number": "3",
"name": "D7",
"type": "bidirectional",
"description": "Data bus bit 7, an 8-bit 3-state bidirectional bus to the controlling CPU."
},
{
"number": "4",
"name": "RXB",
"type": "input",
"description": "Receive data input for UART channel B; RXB should be held high when no data is being received in normal mode."
},
{
"number": "5",
"name": "RXA",
"type": "input",
"description": "Receive data input for UART channel A; RXA should be held high when no data is being received in normal mode."
},
{
"number": "6",
"name": "TXRDYB",
"type": "output",
"description": "Transmit ready for channel B (active low), going low when a trigger level number of spaces is available."
},
{
"number": "7",
"name": "TXA",
"type": "output",
"description": "Serial transmit data output for UART channel A."
},
{
"number": "8",
"name": "TXB",
"type": "output",
"description": "Serial transmit data output for UART channel B."
},
{
"number": "9",
"name": "OPB",
"type": "output",
"description": "User-defined output for channel B, set by MCR bit 3 and high after reset."
},
{
"number": "10",
"name": "CSA",
"type": "input",
"description": "Chip select A (active low) that enables data transfers between the CPU and channel A."
},
{
"number": "11",
"name": "CSB",
"type": "input",
"description": "Chip select B (active low) that enables data transfers between the CPU and channel B."
},
{
"number": "12",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "13",
"name": "XTAL1",
"type": "input",
"description": "Crystal or external clock input that sets the oscillator clock for the baud rate generator."
},
{
"number": "14",
"name": "XTAL2",
"type": "output",
"description": "Crystal oscillator output or buffered clock output, used with XTAL1."
},
{
"number": "15",
"name": "IOW",
"type": "input",
"description": "Write strobe (active low) that transfers the data bus contents into the register selected by A0-A2."
},
{
"number": "16",
"name": "CDB",
"type": "input",
"description": "Carrier detect for channel B (active low); a low indicates a carrier was detected by the modem."
},
{
"number": "17",
"name": "GND",
"type": "power_in",
"description": "Power signal and power ground."
},
{
"number": "18",
"name": "RXRDYB",
"type": "output",
"description": "Receive ready for channel B (active low), going low at the trigger level or timeout and high when the RX FIFO is empty or in error."
},
{
"number": "19",
"name": "IOR",
"type": "input",
"description": "Read strobe (active low) that loads the register selected by A0-A2 onto the data bus D0-D7."
},
{
"number": "20",
"name": "DSRB",
"type": "input",
"description": "Data set ready for channel B (active low), indicating the modem is powered on and ready for data exchange."
},
{
"number": "21",
"name": "RIB",
"type": "input",
"description": "Ring indicator for channel B (active low); a low-to-high transition generates a modem status interrupt if enabled."
},
{
"number": "22",
"name": "RTSB",
"type": "output",
"description": "Request to send for channel B (active low), used for auto-RTS hardware flow control when enabled."
},
{
"number": "23",
"name": "CTSB",
"type": "input",
"description": "Clear to send for channel B (active low), used for auto-CTS hardware flow control when enabled."
},
{
"number": "24",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "25",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "26",
"name": "A2",
"type": "input",
"description": "Address bit 2 for selecting the internal registers."
},
{
"number": "27",
"name": "A1",
"type": "input",
"description": "Address bit 1 for selecting the internal registers."
},
{
"number": "28",
"name": "A0",
"type": "input",
"description": "Address bit 0 for selecting the internal registers."
},
{
"number": "29",
"name": "INTB",
"type": "output",
"description": "Interrupt B (active high), enabled by MCR bit 3 and high-impedance after reset."
},
{
"number": "30",
"name": "INTA",
"type": "output",
"description": "Interrupt A (active high), enabled by MCR bit 3 and high-impedance after reset."
},
{
"number": "31",
"name": "RXRDYA",
"type": "output",
"description": "Receive ready for channel A (active low), going low at the trigger level or timeout and high when the RX FIFO is empty or in error."
},
{
"number": "32",
"name": "OPA",
"type": "output",
"description": "User-defined output for channel A, set by MCR bit 3 and high after reset."
},
{
"number": "33",
"name": "RTSA",
"type": "output",
"description": "Request to send for channel A (active low), used for auto-RTS hardware flow control when enabled."
},
{
"number": "34",
"name": "DTRA",
"type": "output",
"description": "Data terminal ready for channel A (active low), controlled by MCR bit 0 and high after reset."
},
{
"number": "35",
"name": "DTRB",
"type": "output",
"description": "Data terminal ready for channel B (active low), controlled by MCR bit 0 and high after reset."
},
{
"number": "36",
"name": "RESET",
"type": "input",
"description": "Active high reset that resets the internal registers and all outputs, disabling the transmitter output and receiver input during reset."
},
{
"number": "37",
"name": "NC",
"type": "unconnected",
"description": "No internal connection."
},
{
"number": "38",
"name": "CTSA",
"type": "input",
"description": "Clear to send for channel A (active low), used for auto-CTS hardware flow control when enabled."
},
{
"number": "39",
"name": "DSRA",
"type": "input",
"description": "Data set ready for channel A (active low), indicating the modem is powered on and ready for data exchange."
},
{
"number": "40",
"name": "CDA",
"type": "input",
"description": "Carrier detect for channel A (active low); a low indicates a carrier was detected by the modem."
},
{
"number": "41",
"name": "RIA",
"type": "input",
"description": "Ring indicator for channel A (active low); a low-to-high transition generates a modem status interrupt if enabled."
},
{
"number": "42",
"name": "VCC",
"type": "power_in",
"description": "Power supply input, supporting a wide supply voltage range of 1.62 V to 5.5 V."
},
{
"number": "43",
"name": "TXRDYA",
"type": "output",
"description": "Transmit ready for channel A (active low), going low when a trigger level number of spaces is available."
},
{
"number": "44",
"name": "D0",
"type": "bidirectional",
"description": "Data bus bit 0, the least significant bit and first bit of the serial stream, on the 8-bit 3-state bus."
},
{
"number": "45",
"name": "D1",
"type": "bidirectional",
"description": "Data bus bit 1 on the 8-bit 3-state bidirectional bus to the controlling CPU."
},
{
"number": "46",
"name": "D2",
"type": "bidirectional",
"description": "Data bus bit 2 on the 8-bit 3-state bidirectional bus to the controlling CPU."
},
{
"number": "47",
"name": "D3",
"type": "bidirectional",
"description": "Data bus bit 3 on the 8-bit 3-state bidirectional bus to the controlling CPU."
},
{
"number": "48",
"name": "D4",
"type": "bidirectional",
"description": "Data bus bit 4 on the 8-bit 3-state bidirectional bus to the controlling CPU."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"2/48 pins cited to the wrong page (name found elsewhere): ['13:XTAL1@p4', '14:XTAL2@p4']"
],
"pages_sent": 8,
"cost_usd": 0.0373,
"at": "2026-11-05T23:54:50"
},
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/tl16c752d.pdf",
"pages": 57,
"sha256": "1938aff79986a6e4",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 48,
"described": 48,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "tl16c752dpfbr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9.0,
9.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "14ca7676e4932e92f0eca0c6d56ce3018cd28a2531204a70ab7bbacb3eeb3cf5",
"checked": "2026-11-05",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "tl16c752dpfbr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9.0,
9.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "892a4a370c363ac332911065cac7d1ee0c797c47dac3a38c3f3d02d203c22fdb",
"checked": "2026-11-05",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}