component

TJA1081BTS

Public Made by Adom

by adom

NXP Semicon Interface - Specialized, SSOP-16-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterface icstja1081btsfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers tja1081bts: viewers · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago
tja1081bts-etched.glb Publish 0.1.0 · Ray 12d ago
tja1081bts-etched.step tja1081bts: factory component page (tier=mfr) · Ray 12d ago
tja1081bts-hero.glb tja1081bts: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
tja1081bts-hero.overlay.json Publish 0.1.0 · Ray 12d ago
tja1081bts.glb Publish 0.1.0 · Ray 12d ago
tja1081bts.kicad_mod Publish 0.1.0 · Ray 12d ago
tja1081bts.kicad_sym Publish 0.1.0 · Ray 12d ago
tja1081bts.lbr Publish 0.1.0 · Ray 12d ago
tja1081bts.step Publish 0.1.0 · Ray 12d ago

TJA1081BTS

NXP Semicon · Interface - Specialized · SSOP-16-208mil

TJA1081BTS from NXP Semicon, in a SSOP-16-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INH output Inhibit output for switching an external voltage regulator.
2 EN input Enable input; enabled when HIGH, with an internal pull-down.
3 VIO power_in Supply voltage for VIO voltage level adaptation to the host controller.
4 TXD input Transmit data input, with an internal pull-down.
5 TXEN input Transmitter enable input; when HIGH the transmitter is disabled, with an internal pull-up.
6 RXD output Receive data output.
7 BGE input Bus guardian enable input; when LOW the transmitter is disabled, with an internal pull-down.
8 STBN input Standby input; low-power mode when LOW, with an internal pull-down.
9 RXEN output Receive data enable output; when LOW, bus activity is detected.
10 ERRN output Error diagnosis output; when LOW, an error is detected.
11 VBAT power_in Battery supply voltage (operating range 4.75 V to 60 V).
12 WAKE input Local wake-up input; internal pull-up or pull-down depending on the voltage at pin WAKE.
13 GND power_in Ground.
14 BM bidirectional Bus line minus.
15 BP bidirectional Bus line plus.
16 VCC power_in Supply voltage (+5 V).

Key specifications

Parameter Value
Manufacturer NXP Semicon
Package SSOP-16-208mil
Category Interface ICs
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Battery supply voltage VBAT -0.3 60 V no time limit 20
Battery supply operating range VBAT 4.75 60 V operating range 20
Supply voltage VCC -0.3 5.5 V no time limit 20
Supply voltage operating range VCC 4.75 5.25 V operating range 20
Supply voltage on pin VIO VIO -0.3 5.5 V no time limit 20
Supply voltage on pin VIO operating range VIO 2.8 5.25 V operating range 20
Voltage on pin BP VBP -60 60 V no time limit; with respect to pins BM, VBAT, WAKE, INH and GND 20
Voltage on pin BM VBM -60 60 V no time limit; with respect to pins BP, VBAT, WAKE, INH and GND 20
Voltage on pin RXD VRXD -0.3 V no time limit; VIO + 0.3 V max 20
Voltage on pin TXD VTXD -0.3 5.5 V no time limit 20
Voltage on pin EN VEN -0.3 5.5 V no time limit 20
Voltage on pin STBN VSTBN -0.3 5.5 V no time limit 20
Storage temperature Tstg -55 150 C 20
Virtual junction temperature Tvj -40 150 C in accordance with IEC 60747-1 20
Ambient temperature Tamb -40 125 C 20
ESD HBM on pins BP and BM to ground VESD -6 6 kV HBM; C = 100 pF; R = 1.5 k 20
ESD HBM on pins VBAT and WAKE to ground VESD -4 4 kV HBM; C = 100 pF; R = 1.5 k 20
ESD HBM at all other pins VESD -2 2 kV HBM; C = 100 pF; R = 1.5 k 20
Battery supply current in low-power modes IBAT 55 µA low-power modes; no load on pin INH 21
Battery supply current in normal-power modes IBAT 1 mA normal-power modes 21
Undervoltage detection voltage on pin VBAT Vuvd(VBAT) 4.45 4.715 V 21
Undervoltage detection voltage on pin VCC Vuvd(VCC) 4.45 4.72 V 21
Undervoltage detection voltage on pin VIO Vuvd(VIO) 2.55 2.765 V 22
Supply current in low-power modes on pin VCC ICC 1 2 10 µA low-power modes 21
Supply current on pin VCC in receive-only mode ICC 11 22 mA Normal mode; VBGE = 0 V; VTXEN = VIO; Receive-only mode 21
Supply current on pin VCC in normal mode with transmitter enabled ICC 47 60 mA Normal mode; VBGE = VIO; VTXEN = 0 V 21
Supply current on pin VIO in low-power modes IIO 1 2 10 µA low-power modes; VTXEN = VIO 22
Supply current on pin VIO in normal and receive-only modes IIO 1000 µA Normal and Receive-only modes; VTXD = VIO 22
Differential HIGH-level output voltage VOH(dif) 900 2000 mV 4.75 V <= VCC <= 5.25 V 24
Differential HIGH-level output voltage VOH(dif) 700 2000 mV 4.45 V <= VCC <= 5.25 V 24
Differential HIGH-level input voltage VIH(dif) 150 210 300 mV normal-power modes; 10 V <= Vcm <= +15 V; see Figure 10 24
Activity detection differential input voltage Vi(dif)det(act) 150 210 300 mV normal-power modes (absolute value) 24
Input resistance on pin BP Ri(BP) 10 18 40 kΩ idle level; Rbus = ∞ 25
Input resistance on pin BM Ri(BM) 10 18 40 kΩ idle level; Rbus = ∞ 25
Short-circuit output current on pin BP IO(sc) 72 mA absolute value; on pin BP; 5 V <= VBP <= +60 V; Rsc <= 1 Ω; tsc <= 1500 µs 25
Input capacitance on pin BP Ci(BP) 8 15 pF with respect to all other pins at ground; VBP = 100 mV; f = 5 MHz; not tested in production 25
Transmitter equivalent output impedance Zo(eq)TX 10 600 Ω Normal mode; Rbus = 40 Ω or 100 Ω; Cbus = 100 pF 26
Detection threshold voltage on pin WAKE Vth(det)(WAKE) 2 3.75 V low-power mode 26
Power-on reset detection threshold voltage Vth(det)POR 3 3.4 V of internal digital circuitry 26
Medium warning junction temperature Tj(warn)(medium) 155 165 175 C VBAT > 5.5 V 26
High disable junction temperature Tj(dis)(high) 180 190 200 C VBAT > 5.5 V 26
Delay time from TXD to bus td(TXD-bus) 50 ns Normal mode; see Figure 9; DATA_0 and DATA_1 27
Delay time from TXEN to bus idle td(TXEN-busidle) 35 75 ns Normal mode; see Figure 9 27
Bus differential rise time tr(dif)(bus) 6 18.75 ns 20 % to 80 % 27
Activity detection time on bus pins tdet(act)(bus) 100 200 ns Vdif: 0 mV to 400 mV; Vcm = 2.5 V 29
Filter time on pin WAKE tfltr(WAKE) 2.9 100 µs low-power modes; falling edge on pin WAKE; 5.5 V <= VBAT <= 27 V 29
Thermal resistance from junction to ambient Rth(j-a) 118 K/W in free air 21

CAD (KiCad official)

  • Symbol: TJA1081BTS
  • Footprint: Package_SO:SSOP-16_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-16-208mil (KiCad packages3D, STEP)
  • 3D model files: tja1081bts-etched.step / tja1081bts-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tja1081bts.step / tja1081bts.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: NXP Semicon datasheet (45 pp, sha256 23a531fe13d962e0, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF