main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3h ago
viewers tc4420eoa713: viewers · Ray 3h ago
package.json Publish 0.1.0 · Ray 3h ago
page.json Set visibility: public · Ray 3h ago
README.md Publish 0.1.0 · Ray 3h ago
tc4420eoa713-etched.glb tc4420eoa713: factory component page (tier=lcsc) · Ray 3h ago
tc4420eoa713-etched.step tc4420eoa713: factory component page (tier=lcsc) · Ray 3h ago
tc4420eoa713-hero.glb tc4420eoa713: hero GLB from the etched model (keeps the MPN mark) · Ray 3h ago
tc4420eoa713-hero.overlay.json Publish 0.1.0 · Ray 3h ago
tc4420eoa713.glb Publish 0.1.0 · Ray 3h ago
tc4420eoa713.kicad_mod Publish 0.1.0 · Ray 3h ago
tc4420eoa713.kicad_sym Publish 0.1.0 · Ray 3h ago
tc4420eoa713.lbr Publish 0.1.0 · Ray 3h ago
tc4420eoa713.step Publish 0.1.0 · Ray 3h ago

TC4420EOA713

Microchip Tech · Gate Drivers · SOIC-8

TC4420EOA713 from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Bias supply for the MOSFET driver, rated 4.5V to 18V with respect to the ground pins, and should be bypassed to ground with a local ceramic capacitor (minimum 1.0 µF suggested).
2 INPUT input High-impedance TTL/CMOS compatible control input that can be driven as high as VDD + 0.3V or as low as -5V, and slow rising or falling input edges should be avoided to prevent double-pulsing of the output.
3 NC unconnected No connection.
4 GND power_in Ground return path for the bias current and the high peak discharge currents, which should be tied to a ground plane or connected with very short traces to the bias supply source return.
5 GND power_in Duplicate ground return pin for the bias and high peak discharge currents; it must be connected together with pin 4 for proper operation.
6 OUTPUT output CMOS push-pull output capable of driving a capacitive load with 6.0A peak current and withstanding 1.5A peak reverse current of either polarity; it must be connected together with pin 7 for proper operation.
7 OUTPUT output Duplicate CMOS push-pull output capable of 6.0A peak current and withstanding 1.5A peak reverse current of either polarity; it must be connected together with pin 6 for proper operation.
8 VDD power_in Duplicate bias supply input rated 4.5V to 18V with respect to the ground pins; it must be connected together with pin 1 for proper operation.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Motor Driver ICs
Pins 8

CAD (KiCad official)

  • Symbol: TC4420EOA713
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tc4420eoa713-etched.step / tc4420eoa713-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tc4420eoa713.step / tc4420eoa713.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (22 pp, sha256 1513714315f0665c, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF