component
TAS5825MRHBR
Public Made by Adomby adom
Texas Instruments Audio Amplifiers, VQFN-32(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTAS5825MRHBR
Texas Instruments · Audio Amplifiers · VQFN-32(5x5)
TAS5825MRHBR from Texas Instruments, in a VQFN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BST_A+ | passive | Connection point for the OUT_A+ bootstrap capacitor which creates the floating supply for the high-side gate drive of OUT_A+. |
| 2 | OUT_A+ | output | Positive pin for differential speaker amplifier output A (Class-D half-bridge output, switches between 0 V and PVDD). |
| 3 | PVDD | power_in | PVDD voltage input; power-stage supply, recommended range 4.5 V to 26.4 V. |
| 4 | PVDD | power_in | PVDD voltage input; power-stage supply, recommended range 4.5 V to 26.4 V. |
| 5 | DGND | power_in | Digital ground reference for the digital circuitry. |
| 6 | DVDD | power_in | 3.3-V or 1.8-V digital power supply input for the low-voltage digital circuitry. |
| 7 | VR_DIG | power_out | Internally regulated 1.5-V digital supply voltage output; this pin must not be used to drive external devices. |
| 8 | ADR | input | Analog input; a resistor value pulled down to GND on this pin sets the device I2C address (see table 表 9-5). |
| 9 | GPIO0 | bidirectional | General-purpose input/output; function programmable via registers 0x60/0x61, can be configured as CMOS output or open-drain WARNZ/FAULTZ output. |
| 10 | GPIO1 | bidirectional | General-purpose input/output; function programmable via registers 0x60/0x62, can be configured as CMOS output or open-drain WARNZ/FAULTZ output. |
| 11 | GPIO2 | bidirectional | General-purpose input/output; function programmable via registers 0x60/0x63, can be configured as CMOS output or open-drain WARNZ/FAULTZ output. |
| 12 | LRCLK | input | Word-select (left/right or frame-sync) clock for the serial audio input data on SDIN; marks left/right channel boundary in I2S/LJ/RJ or frame-sync boundary in TDM mode. |
| 13 | SCLK | input | Bit clock (also called BCLK) for the serial audio data port; required SCLK/LRCLK duty cycle 40%-60%, supported SCLK rates 32/64 fS. |
| 14 | SDIN | input | Data line input to the serial audio data port; accepts up to 32-bit, MSB-first, two's-complement audio data. |
| 15 | SDA | bidirectional | I2C serial control data interface input/output, supports 100 kHz and 400 kHz data-transfer rates. |
| 16 | SCL | input | I2C serial control clock input, supports 100 kHz and 400 kHz data-transfer rates. |
| 17 | PDN | input | Power-down control, active-low; pulling PDN low places the amplifier in Shutdown and turns off all internal regulators. |
| 18 | GVDD | power_out | Gate-drive internal regulator output (5 V, derived from PVDD); this pin must not be used to drive external devices. |
| 19 | AVDD | power_out | Internally regulated 5-V analog supply voltage output; this pin must not be used to drive external devices. |
| 20 | AGND | power_in | Analog ground reference. |
| 21 | PVDD | power_in | PVDD voltage input; power-stage supply, recommended range 4.5 V to 26.4 V. |
| 22 | PVDD | power_in | PVDD voltage input; power-stage supply, recommended range 4.5 V to 26.4 V. |
| 23 | OUT_B+ | output | Positive pin for differential speaker amplifier output B (Class-D half-bridge output, switches between 0 V and PVDD). |
| 24 | BST_B+ | passive | Connection point for the OUT_B+ bootstrap capacitor which creates the floating supply for the high-side gate drive of OUT_B+. |
| 25 | PGND | power_in | Ground reference for the power-device (output stage) circuitry; connect to system ground. |
| 26 | PGND | power_in | Ground reference for the power-device (output stage) circuitry; connect to system ground. |
| 27 | OUT_B- | output | Negative pin for differential speaker amplifier output B (Class-D half-bridge output, switches between 0 V and PVDD). |
| 28 | BST_B- | passive | Connection point for the OUT_B- bootstrap capacitor which creates the floating supply for the high-side gate drive of OUT_B-. |
| 29 | BST_A- | passive | Connection point for the OUT_A- bootstrap capacitor which creates the floating supply for the high-side gate drive of OUT_A-. |
| 30 | OUT_A- | output | Negative pin for differential speaker amplifier output A (Class-D half-bridge output, switches between 0 V and PVDD). |
| 31 | PGND | power_in | Ground reference for the power-device (output stage) circuitry; connect to system ground. |
| 32 | PGND | power_in | Ground reference for the power-device (output stage) circuitry; connect to system ground. |
| 33 | PowerPAD | power_in | Exposed PowerPAD thermal/ground pad on the package underside; must be connected to system ground and soldered to the PCB for thermal and mechanical performance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-32(5x5) |
| Category | Amplifiers/Comparators |
| Pins | 33 |
CAD (KiCad official)
- Symbol:
TAS5825MRHBR - Footprint:
Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm - 3D model: VQFN-32(5x5) (KiCad packages3D, STEP)
- 3D model files:
tas5825mrhbr-etched.step/tas5825mrhbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tas5825mrhbr.step/tas5825mrhbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (107 pp, sha256
1baa7964a2e3b784, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).