component

TAS5722LRSMR

Public Made by Adom

by adom

Texas Instruments Audio Amplifiers, VQFN-32-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentamplifiers-comparatorstas5722lrsmrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23h ago
viewers tas5722lrsmr: viewers · Ray 23h ago
package.json Publish 0.1.0 · Ray 23h ago
page.json Set visibility: public · Ray 23h ago
README.md Initial commit: component/tas5722lrsmr · Ray 23h ago
tas5722lrsmr-etched.glb tas5722lrsmr: factory component page (tier=lcsc) · Ray 23h ago
tas5722lrsmr-etched.step tas5722lrsmr: factory component page (tier=lcsc) · Ray 23h ago
tas5722lrsmr-hero.glb tas5722lrsmr: hero GLB from the etched model (keeps the MPN mark) · Ray 23h ago
tas5722lrsmr-hero.overlay.json Publish 0.1.0 · Ray 23h ago
tas5722lrsmr.glb Publish 0.1.0 · Ray 23h ago
tas5722lrsmr.kicad_mod Publish 0.1.0 · Ray 23h ago
tas5722lrsmr.kicad_sym Publish 0.1.0 · Ray 23h ago
tas5722lrsmr.lbr Publish 0.1.0 · Ray 23h ago
tas5722lrsmr.step Publish 0.1.0 · Ray 23h ago

TAS5722LRSMR

Texas Instruments · Audio Amplifiers · VQFN-32-EP(4x4)

TAS5722LRSMR from Texas Instruments, in a VQFN-32-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VREF_N power_in Negative reference for the analog circuitry; connect to the negative pins of the VCOM and VREG decoupling capacitors.
2 FAULTZ output Open-drain active-low fault flag; pull up on the PCB with a resistor to DVDD.
3 SDZ input Active-low shutdown signal; assert low to hold the device inactive.
4 LRCLK input TDM interface left/right clock.
5 MCLK input Device master clock.
6 BCLK input TDM interface serial bit clock.
7 SDI input TDM interface data input.
8 SCL input I2C clock input; pull up on the PCB with a 2.4-kΩ resistor.
9 SDA bidirectional I2C bidirectional data; pull up on the PCB with a 2.4-kΩ resistor.
10 GND power_in Ground; connect to the PCB ground plane.
11 DVDD power_in Digital power supply; connect to a 1.8-V supply (1.65 V to 2 V recommended range) with external decoupling capacitor.
12 ADR1 input I2C address input; each pin detects a short to DVDD, a short to GND, a 22-kΩ connection to GND and a 22-kΩ connection to DVDD.
13 ADR0 input I2C address input; each pin detects a short to DVDD, a short to GND, a 22-kΩ connection to GND and a 22-kΩ connection to DVDD.
14 PVDD power_in Class-D amplifier power supply input; connect to the PVDD supply (4.5 V to 17 V) and decouple externally.
15 PVDD power_in Class-D amplifier power supply input; connect to the PVDD supply (4.5 V to 17 V) and decouple externally.
16 OUT_N output Class-D amplifier negative output.
17 OUT_N output Class-D amplifier negative output.
18 BST_N power_in Class-D amplifier negative bootstrap; connect a capacitor between BST_N and OUT_N.
19 PGND power_in Power ground; connect to the PCB ground plane.
20 PGND power_in Power ground; connect to the PCB ground plane.
21 PGND power_in Power ground; connect to the PCB ground plane.
22 PGND power_in Power ground; connect to the PCB ground plane.
23 BST_P power_in Class-D amplifier positive bootstrap; connect a capacitor between BST_P and OUT_P.
24 OUT_P output Class-D amplifier positive output.
25 OUT_P output Class-D amplifier positive output.
26 PVDD power_in Class-D amplifier power supply input; connect to the PVDD supply (4.5 V to 17 V) and decouple externally.
27 PVDD power_in Class-D amplifier power supply input; connect to the PVDD supply (4.5 V to 17 V) and decouple externally.
28 AVDD power_in Analog power supply input; connect directly to PVDD (4.5 V to 17 V).
29 GND power_in Ground; connect to the PCB ground plane.
30 GVDD output Class-D amplifier gate drive regulator output; connect the decoupling capacitor to the PCB ground plane.
31 VREG output Analog regulator output; connect the decoupling capacitor to the VREF_N pin.
32 VCOM output Common-mode reference output; connect the decoupling capacitor to the VREF_N pin.
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32-EP(4x4)
Category Amplifiers/Comparators
Pins 33

CAD (KiCad official)

  • Symbol: TAS5722LRSMR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_4x4mm_P0.4mm_EP2.9x2.9mm
  • 3D model: VQFN-32-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: tas5722lrsmr-etched.step / tas5722lrsmr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tas5722lrsmr.step / tas5722lrsmr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (56 pp, sha256 f14ddfddee69be77, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF