component
STM706YM7F
Public Made by Adomby adom
STMicroelectronics Supervisor And Reset ICs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSTM706YM7F
STMicroelectronics · Supervisor And Reset ICs · SOP-8
STM706YM7F from STMicroelectronics, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | MR | input | Active-low manual reset input with internal pull-up; asserts reset when driven low, remains asserted for minimum 140-280 ms (trec) after rising edge. |
| 2 | VCC | power_out | 5 V nominal supply voltage input; operating range 1.0 V to 5.5 V, typical supply current 40 μA. |
| 3 | VSS | power_in | Ground reference. |
| 4 | PFI | input | Power-fail input; compared to internal 1.20-1.30 V threshold (VPFI) to detect supply undervoltage condition. |
| 5 | PFO | output | Push-pull power-fail output; driven low when PFI falls below VPFI (1.20-1.30 V) to provide early warning of power failure. |
| 6 | WDI | input | Watchdog input; requires rising or falling edge transition within 1.6 s timeout period to prevent watchdog reset trigger; can be disabled by floating. |
| 7 | RST | output | Active-low reset output; asserted low when VCC < VRST (4.25-4.50 V for STM706), MR is low, or watchdog timeout occurs; minimum pulse width trec = 140-280 ms. |
| 8 | WDO | output | Push-pull watchdog output; driven low when watchdog timeout occurs or VCC falls below reset threshold; returns high upon WDI edge detection or VCC recovery above threshold. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOP-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
STM706YM7F - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
stm706ym7f-etched.step/stm706ym7f-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm706ym7f.step/stm706ym7f.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (33 pp, sha256
8dd84b398c8ff01b, retrieved 2026-10-01, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).