component

STM32L152VDT6

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-100(14x14). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm32l152vdt6factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers stm32l152vdt6: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/stm32l152vdt6 · Ray 1d ago
stm32l152vdt6-etched.glb stm32l152vdt6: factory component page (tier=lcsc) · Ray 1d ago
stm32l152vdt6-etched.step stm32l152vdt6: factory component page (tier=lcsc) · Ray 1d ago
stm32l152vdt6-hero.glb stm32l152vdt6: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
stm32l152vdt6-hero.overlay.json Publish 0.1.0 · Ray 1d ago
stm32l152vdt6.glb Publish 0.1.0 · Ray 1d ago
stm32l152vdt6.kicad_mod Publish 0.1.0 · Ray 1d ago
stm32l152vdt6.kicad_sym Publish 0.1.0 · Ray 1d ago
stm32l152vdt6.lbr Publish 0.1.0 · Ray 1d ago
stm32l152vdt6.step Publish 0.1.0 · Ray 1d ago

STM32L152VDT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)

STM32L152VDT6 from STMicroelectronics, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PE2 bidirectional 5 V tolerant (FT) I/O with default function PE2; alternate functions TIM3_ETR, LCD_SEG38, TRACECLK and FSMC_A23.
2 PE3 bidirectional 5 V tolerant (FT) I/O with default function PE3; alternate functions TIM3_CH1, LCD_SEG39, TRACED0 and FSMC_A19.
3 PE4 bidirectional 5 V tolerant (FT) I/O with default function PE4; alternate functions TIM3_CH2, TRACED1 and FSMC_A20.
4 PE5 bidirectional 5 V tolerant (FT) I/O with default function PE5; alternate functions TIM9_CH1, TRACED2 and FSMC_A21.
5 PE6-WKUP3 bidirectional 5 V tolerant (FT) I/O with default function PE6; alternate functions TIM9_CH2 and TRACED3, additional function WKUP3 / RTC_TAMP3.
6 VLCD power_in LCD power supply pin (S type); on STM32L152xD devices it is used as the LCD supply, while on STM32L151xD it must be connected to VDD.
7 PC13-WKUP2 bidirectional 5 V tolerant (FT) I/O with default function PC13; additional functions WKUP2, RTC_TAMP1, RTC_TS and RTC_OUT.
8 PC14-OSC32_IN bidirectional Standard 3.3 V (TC) I/O with default function PC14; it is configured as OSC32_IN only when the LSE oscillator is on (LSEON), otherwise it is a GPIO.
9 PC15-OSC32_OUT bidirectional Standard 3.3 V (TC) I/O with default function PC15; it is configured as OSC32_OUT only when the LSE oscillator is on (LSEON), otherwise it is a GPIO.
10 VSS_5 power_in Ground supply pin (S type); all voltages are referenced to VSS.
11 VDD_5 power_in Power supply pin (S type); all voltages are referenced to VSS.
12 PH0-OSC_IN bidirectional Standard 3.3 V (TC) I/O with default function PH0; it is configured as OSC_IN only when the HSE oscillator is on (HSEON), otherwise it is a GPIO.
13 PH1-OSC_OUT bidirectional Standard 3.3 V (TC) I/O with default function PH1; it is configured as OSC_OUT only when the HSE oscillator is on (HSEON), otherwise it is a GPIO.
14 NRST bidirectional Bidirectional reset pin with an embedded weak pull-up resistor.
15 PC0 bidirectional 5 V tolerant (FT) I/O with default function PC0; alternate function LCD_SEG18 and additional functions ADC_IN10 and COMP1_INP.
16 PC1 bidirectional 5 V tolerant (FT) I/O with default function PC1; alternate function LCD_SEG19 and additional functions ADC_IN11, COMP1_INP and OPAMP3_VINP.
17 PC2 bidirectional 5 V tolerant (FT) I/O with default function PC2; alternate function LCD_SEG20 and additional functions ADC_IN12, COMP1_INP and OPAMP3_VINM.
18 PC3 bidirectional Standard 3.3 V (TC) I/O with default function PC3; alternate function LCD_SEG21 and additional functions ADC_IN13, COMP1_INP and OPAMP3_VOUT.
19 VSSA power_in Analog ground pin (S type) for the ADC, DAC and analog peripherals; all voltages are referenced to VSS.
20 VREF- power_in Negative reference voltage pin (S type); VSSA or VREF- must be tied to ground.
21 VREF+ power_in Positive ADC reference voltage pin (S type) with a minimum of 1.8 V when used; it can be grounded if neither the ADC nor the DAC is used.
22 VDDA power_in Analog supply pin (S type); the ADC specifies VDDA from 1.8 V to 3.6 V.
23 PA0-WKUP1 bidirectional 5 V tolerant (FT) I/O with default function PA0; alternate functions TIM2_CH1_ETR, TIM5_CH1 and USART2_CTS, additional functions WKUP1, RTC_TAMP2, ADC_IN0 and COMP1_INP.
24 PA1 bidirectional 5 V tolerant (FT) I/O with default function PA1; alternate functions TIM2_CH2, TIM5_CH2, USART2_RTS and LCD_SEG0, additional functions ADC_IN1, COMP1_INP and OPAMP1_VINP.
25 PA2 bidirectional 5 V tolerant (FT) I/O with default function PA2; alternate functions TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX and LCD_SEG1, additional functions ADC_IN2, COMP1_INP and OPAMP1_VINM.
26 PA3 bidirectional Standard 3.3 V (TC) I/O with default function PA3; alternate functions TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX and LCD_SEG2, additional functions ADC_IN3, COMP1_INP and OPAMP1_VOUT.
27 VSS_4 power_in Ground supply pin (S type); all voltages are referenced to VSS.
28 VDD_4 power_in Power supply pin (S type); all voltages are referenced to VSS.
29 PA4 bidirectional Standard 3.3 V (TC) I/O with default function PA4; alternate functions SPI1_NSS, SPI3_NSS, I2S3_WS and USART2_CK, additional functions ADC_IN4, DAC_OUT1 and COMP1_INP.
30 PA5 bidirectional Standard 3.3 V (TC) I/O with default function PA5; alternate functions TIM2_CH1_ETR and SPI1_SCK, additional functions ADC_IN5, DAC_OUT2 and COMP1_INP.
31 PA6 bidirectional 5 V tolerant (FT) I/O with default function PA6; alternate functions TIM3_CH1, TIM10_CH1, SPI1_MISO and LCD_SEG3, additional functions ADC_IN6, COMP1_INP and OPAMP2_VINP.
32 PA7 bidirectional 5 V tolerant (FT) I/O with default function PA7; alternate functions TIM3_CH2, TIM11_CH1, SPI1_MOSI and LCD_SEG4, additional functions ADC_IN7, COMP1_INP and OPAMP2_VINM.
33 PC4 bidirectional 5 V tolerant (FT) I/O with default function PC4; alternate function LCD_SEG22, additional functions ADC_IN14 and COMP1_INP.
34 PC5 bidirectional 5 V tolerant (FT) I/O with default function PC5; alternate function LCD_SEG23, additional functions ADC_IN15 and COMP1_INP.
35 PB0 bidirectional Standard 3.3 V (TC) I/O with default function PB0; alternate functions TIM3_CH3 and LCD_SEG5, additional functions ADC_IN8, COMP1_INP, OPAMP2_VOUT and VREF_OUT.
36 PB1 bidirectional 5 V tolerant (FT) I/O with default function PB1; alternate functions TIM3_CH4 and LCD_SEG6, additional functions ADC_IN9, COMP1_INP and VREF_OUT.
37 PB2/BOOT1 bidirectional 5 V tolerant (FT) I/O with default function PB2/BOOT1; BOOT1 function, additional function ADC_IN0b.
38 PE7 bidirectional Standard 3.3 V (TC) I/O with default function PE7; alternate function FSMC_D4, additional functions ADC_IN22 and COMP1_INP.
39 PE8 bidirectional Standard 3.3 V (TC) I/O with default function PE8; alternate function FSMC_D5, additional functions ADC_IN23 and COMP1_INP.
40 PE9 bidirectional Standard 3.3 V (TC) I/O with default function PE9; alternate functions TIM2_CH1_ETR and FSMC_D6, additional functions ADC_IN24 and COMP1_INP.
41 PE10 bidirectional Standard 3.3 V (TC) I/O with default function PE10; alternate functions TIM2_CH2 and FSMC_D7, additional functions ADC_IN25 and COMP1_INP.
42 PE11 bidirectional 5 V tolerant (FT) I/O with default function PE11; alternate functions TIM2_CH3 and FSMC_D8.
43 PE12 bidirectional 5 V tolerant (FT) I/O with default function PE12; alternate functions TIM2_CH4, SPI1_NSS and FSMC_D9.
44 PE13 bidirectional 5 V tolerant (FT) I/O with default function PE13; alternate functions SPI1_SCK and FSMC_D10.
45 PE14 bidirectional 5 V tolerant (FT) I/O with default function PE14; alternate functions SPI1_MISO and FSMC_D11.
46 PE15 bidirectional 5 V tolerant (FT) I/O with default function PE15; alternate functions SPI1_MOSI and FSMC_D12.
47 PB10 bidirectional 5 V tolerant (FT) I/O with default function PB10; alternate functions TIM2_CH3, I2C2_SCL, USART3_TX and LCD_SEG10.
48 PB11 bidirectional 5 V tolerant (FT) I/O with default function PB11; alternate functions TIM2_CH4, I2C2_SDA, USART3_RX and LCD_SEG11.
49 VSS_1 power_in Ground supply pin (S type); all voltages are referenced to VSS.
50 VDD_1 power_in Power supply pin (S type); all voltages are referenced to VSS.
51 PB12 bidirectional 5 V tolerant (FT) I/O with default function PB12; alternate functions TIM10_CH1, I2C2_SMBA, SPI2_NSS, I2S2_WS, USART3_CK and LCD_SEG12, additional functions ADC_IN18 and COMP1_INP.
52 PB13 bidirectional 5 V tolerant (FT) I/O with default function PB13; alternate functions TIM9_CH1, SPI2_SCK, I2S2_CK, USART3_CTS and LCD_SEG13, additional functions ADC_IN19 and COMP1_INP.
53 PB14 bidirectional 5 V tolerant (FT) I/O with default function PB14; alternate functions TIM9_CH2, SPI2_MISO, USART3_RTS and LCD_SEG14, additional functions ADC_IN20 and COMP1_INP.
54 PB15 bidirectional 5 V tolerant (FT) I/O with default function PB15; alternate functions TIM11_CH1, SPI2_MOSI, I2S2_SD and LCD_SEG15, additional functions ADC_IN21, COMP1_INP and RTC_REFIN.
55 PD8 bidirectional 5 V tolerant (FT) I/O with default function PD8; alternate functions USART3_TX, LCD_SEG28 and FSMC_D13.
56 PD9 bidirectional 5 V tolerant (FT) I/O with default function PD9; alternate functions USART3_RX, LCD_SEG29 and FSMC_D14.
57 PD10 bidirectional 5 V tolerant (FT) I/O with default function PD10; alternate functions USART3_CK, LCD_SEG30 and FSMC_D15.
58 PD11 bidirectional 5 V tolerant (FT) I/O with default function PD11; alternate functions USART3_CTS, LCD_SEG31 and FSMC_A16.
59 PD12 bidirectional 5 V tolerant (FT) I/O with default function PD12; alternate functions TIM4_CH1, USART3_RTS, LCD_SEG32 and FSMC_A17.
60 PD13 bidirectional 5 V tolerant (FT) I/O with default function PD13; alternate functions TIM4_CH2, LCD_SEG33 and FSMC_A18.
61 PD14 bidirectional 5 V tolerant (FT) I/O with default function PD14; alternate functions TIM4_CH3, LCD_SEG34 and FSMC_D0.
62 PD15 bidirectional 5 V tolerant (FT) I/O with default function PD15; alternate functions TIM4_CH4, LCD_SEG35 and FSMC_D1.
63 PC6 bidirectional 5 V tolerant (FT) I/O with default function PC6; alternate functions TIM3_CH1, I2S2_MCK, LCD_SEG24 and SDIO_D6.
64 PC7 bidirectional 5 V tolerant (FT) I/O with default function PC7; alternate functions TIM3_CH2, I2S3_MCK, LCD_SEG25 and SDIO_D7.
65 PC8 bidirectional 5 V tolerant (FT) I/O with default function PC8; alternate functions TIM3_CH3, LCD_SEG26 and SDIO_D0.
66 PC9 bidirectional 5 V tolerant (FT) I/O with default function PC9; alternate functions TIM3_CH4, LCD_SEG27 and SDIO_D1.
67 PA8 bidirectional 5 V tolerant (FT) I/O with default function PA8; alternate functions USART1_CK, MCO and LCD_COM0.
68 PA9 bidirectional 5 V tolerant (FT) I/O with default function PA9; alternate functions USART1_TX and LCD_COM1.
69 PA10 bidirectional 5 V tolerant (FT) I/O with default function PA10; alternate functions USART1_RX and LCD_COM2.
70 PA11 bidirectional 5 V tolerant (FT) I/O with default function PA11; alternate functions USART1_CTS and SPI1_MISO, additional function USB_DM.
71 PA12 bidirectional 5 V tolerant (FT) I/O with default function PA12; alternate functions USART1_RTS and SPI1_MOSI, additional function USB_DP.
72 PA13 bidirectional 5 V tolerant (FT) I/O with default function JTMS-SWDIO (serial wire debug data).
73 PH2 bidirectional 5 V tolerant (FT) I/O with default function PH2; alternate function FSMC_A22.
74 VSS_2 power_in Ground supply pin (S type); all voltages are referenced to VSS.
75 VDD_2 power_in Power supply pin (S type); all voltages are referenced to VSS.
76 PA14 bidirectional 5 V tolerant (FT) I/O with default function JTCK-SWCLK (serial wire debug clock).
77 PA15 bidirectional 5 V tolerant (FT) I/O with default function JTDI; alternate functions TIM2_CH1_ETR, SPI1_NSS, SPI3_NSS, I2S3_WS and LCD_SEG17.
78 PC10 bidirectional 5 V tolerant (FT) I/O with default function PC10; alternate functions SPI3_SCK, I2S3_CK, USART3_TX, UART4_TX, LCD_SEG28/LCD_SEG40, LCD_COM4 and SDIO_D2.
79 PC11 bidirectional 5 V tolerant (FT) I/O with default function PC11; alternate functions SPI3_MISO, USART3_RX, UART4_RX, LCD_SEG29/LCD_SEG41, LCD_COM5 and SDIO_D3.
80 PC12 bidirectional 5 V tolerant (FT) I/O with default function PC12; alternate functions SPI3_MOSI, I2S3_SD, USART3_CK, UART5_TX, LCD_SEG30/LCD_SEG42, LCD_COM6 and SDIO_CK.
81 PD0 bidirectional 5 V tolerant (FT) I/O with default function PD0; alternate functions TIM9_CH1, SPI2_NSS, I2S2_WS and FSMC_D2.
82 PD1 bidirectional 5 V tolerant (FT) I/O with default function PD1; alternate functions SPI2_SCK, I2S2_CK and FSMC_D3.
83 PD2 bidirectional 5 V tolerant (FT) I/O with default function PD2; alternate functions TIM3_ETR, UART5_RX, LCD_SEG31/LCD_SEG43, LCD_COM7 and SDIO_CMD.
84 PD3 bidirectional 5 V tolerant (FT) I/O with default function PD3; alternate functions SPI2_MISO, USART2_CTS and FSMC_CLK.
85 PD4 bidirectional 5 V tolerant (FT) I/O with default function PD4; alternate functions SPI2_MOSI, I2S2_SD, USART2_RTS and FSMC_NOE.
86 PD5 bidirectional 5 V tolerant (FT) I/O with default function PD5; alternate functions USART2_TX and FSMC_NWE.
87 PD6 bidirectional 5 V tolerant (FT) I/O with default function PD6; alternate functions USART2_RX and FSMC_NWAIT.
88 PD7 bidirectional 5 V tolerant (FT) I/O with default function PD7; alternate functions TIM9_CH2, USART2_CK and FSMC_NE1.
89 PB3 bidirectional 5 V tolerant (FT) I/O with default function JTDO; alternate functions TIM2_CH2, SPI1_SCK, SPI3_SCK, I2S3_CK and LCD_SEG7, additional function COMP2_INM.
90 PB4 bidirectional 5 V tolerant (FT) I/O with default function NJTRST; alternate functions TIM3_CH1, SPI1_MISO, SPI3_MISO and LCD_SEG8, additional function COMP2_INP.
91 PB5 bidirectional 5 V tolerant (FT) I/O with default function PB5; alternate functions TIM3_CH2, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI, I2S3_SD and LCD_SEG9, additional function COMP2_INP.
92 PB6 bidirectional 5 V tolerant (FT) I/O with default function PB6; alternate functions TIM4_CH1, I2C1_SCL and USART1_TX, additional function COMP2_INP.
93 PB7 bidirectional 5 V tolerant (FT) I/O with default function PB7; alternate functions TIM4_CH2, I2C1_SDA, USART1_RX and FSMC_NADV, additional functions COMP2_INP and PVD_IN.
94 BOOT0 input Dedicated BOOT0 boot-mode input pin.
95 PB8 bidirectional 5 V tolerant (FT) I/O with default function PB8; alternate functions TIM4_CH3, TIM10_CH1, I2C1_SCL, LCD_SEG16 and SDIO_D4.
96 PB9 bidirectional 5 V tolerant (FT) I/O with default function PB9; alternate functions TIM4_CH4, TIM11_CH1, I2C1_SDA, LCD_COM3 and SDIO_D5.
97 PE0 bidirectional 5 V tolerant (FT) I/O with default function PE0; alternate functions TIM4_ETR, TIM10_CH1, LCD_SEG36 and FSMC_NBL0.
98 PE1 bidirectional 5 V tolerant (FT) I/O with default function PE1; alternate functions TIM11_CH1, LCD_SEG37 and FSMC_NBL1.
99 VSS_3 power_in Ground supply pin (S type); all voltages are referenced to VSS.
100 VDD_3 power_in Power supply pin (S type); all voltages are referenced to VSS.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-100(14x14)
Category Embedded Processors & Controllers
Pins 100

CAD (KiCad official)

  • Symbol: STM32L152VDT6
  • Footprint: Package_QFP:LQFP-100_14x14mm_P0.5mm
  • 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
  • 3D model files: stm32l152vdt6-etched.step / stm32l152vdt6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32l152vdt6.step / stm32l152vdt6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (155 pp, sha256 92c7b8f244edf6a6, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF