main
Ray std45nf75t4: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain ST… 5b6fe15 23d ago
{
  "schema_version": 1,
  "type": "component",
  "slug": "std45nf75t4",
  "title": "STD45NF75T4",
  "brief": "STMicroelectronics MOSFETs, DPAK. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.1.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "transistors-thyristors",
    "std45nf75t4"
  ],
  "component": {
    "mpn": "STD45NF75T4",
    "manufacturer": "STMicroelectronics",
    "package": "DPAK",
    "pin_count": 4,
    "category": "Transistors/Thyristors",
    "subcategory": "MOSFETs",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8601118657359994880",
    "parts": {
      "symbol": "std45nf75t4.kicad_sym",
      "footprint": "std45nf75t4.kicad_mod",
      "model_3d": "std45nf75t4-etched.glb",
      "model_3d_plain": "std45nf75t4.glb",
      "model_3d_step": "std45nf75t4-etched.step",
      "model_3d_step_plain": "std45nf75t4.step",
      "lbr": "std45nf75t4.lbr"
    },
    "distributor_links": {},
    "pins": [
      {
        "number": "1",
        "name": "G",
        "type": "input",
        "description": "Gate. Insulated gate control terminal. Absolute maximum VGS = ±20 V. Typical gate threshold voltage VGS(th) = 2 to 4 V (at ID = 250 µA). Total gate charge Qg ≈ 60 nC typ (80 nC max) at VGS = 0 to 10 V, VDD = 60 V, ID = 40 A."
      },
      {
        "number": "2",
        "name": "D",
        "type": "passive",
        "description": "Drain. Also electrically connected to the exposed TAB (thermal pad) of the DPAK package. VDS max = 75 V; continuous ID = 40 A at TC = 25 °C (30 A at TC = 100 °C); pulsed IDM = 160 A. Static RDS(on) = 18 mΩ typ / 24 mΩ max at VGS = 10 V, ID = 20 A."
      },
      {
        "number": "3",
        "name": "S",
        "type": "passive",
        "description": "Source. Reference terminal for the MOSFET and anode of the intrinsic body diode. Body-diode forward voltage VSD ≈ 1.5 V max at ISD = 40 A, VGS = 0 V; trr ≈ 120 ns typ, Qrr ≈ 410 nC typ."
      },
      {
        "number": "TAB",
        "name": "D",
        "type": "passive",
        "description": "Exposed metal tab on the back of the DPAK package, internally connected to the drain (pin 2). Used as the primary thermal path to the PCB copper pour; Rthj-case = 1.2 °C/W, Rthj-pcb = 50 °C/W on a 1 in² 2 oz FR-4 board."
      }
    ],
    "provenance": {
      "extractor": "ds2sf",
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8601118657359994880",
        "pages": null,
        "sha256": "69571e1b79e3e947",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 4,
        "described": 4,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "std45nf75t4.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          9.9,
          6.5,
          2.32
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "3eb4c99603a4fe837c2fe9308bc174769ded87a785a0df48d2dc441432ee8b4c",
        "checked": "2026-10-07",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "std45nf75t4-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          9.9,
          6.5,
          2.32
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "b18e3bced70f98b9b9d153d3990e8a882f35467f8bc7a7e89d28363b637ecff7",
        "checked": "2026-10-16",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "STMicroelectronics",
      "Package": "DPAK",
      "Category": "Transistors/Thyristors",
      "Pins": "4"
    }
  },
  "variants": [
    {
      "mpn": "STD45NF75T4",
      "kind": "packaging"
    }
  ],
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "std45nf75t4"
  ],
  "discovery_pitch": "STD45NF75T4 (STMicroelectronics) component page with datasheet-verified CAD.",
  "author": {
    "name": "Ray",
    "email": "[email protected]"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "std45nf75t4.kicad_sym",
    "std45nf75t4.kicad_mod",
    "std45nf75t4.glb",
    "std45nf75t4.step",
    "std45nf75t4.lbr",
    "docs/hero.png",
    "docs/std45nf75t4-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html"
  ],
  "visibility": {
    "public": true
  },
  "updated_at": "2026-09-25T08:32:57.413Z"
}