main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs std18n60m6: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain STE… · Ray 17d ago
viewers std18n60m6: viewers · Ray 22d ago
package.json std18n60m6: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain STE… · Ray 17d ago
page.json std18n60m6: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain STE… · Ray 17d ago
README.md Publish 0.1.0 · Ray 22d ago
std18n60m6-etched.glb std18n60m6: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain STE… · Ray 17d ago
std18n60m6-etched.step std18n60m6: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain STE… · Ray 17d ago
std18n60m6-hero.glb std18n60m6: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain STE… · Ray 17d ago
std18n60m6-hero.overlay.json std18n60m6: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain STE… · Ray 17d ago
std18n60m6.glb Publish 0.1.0 · Ray 22d ago
std18n60m6.kicad_mod Publish 0.1.0 · Ray 22d ago
std18n60m6.kicad_sym Publish 0.1.0 · Ray 22d ago
std18n60m6.lbr Publish 0.1.0 · Ray 22d ago
std18n60m6.step Publish 0.1.0 · Ray 22d ago

STD18N60M6

STMicroelectronics · MOSFETs · DPAK

STD18N60M6 from STMicroelectronics, in a DPAK. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate terminal of the MOSFET; the gate-source voltage is rated ±25 V (Table 1, absolute maximum ratings).
2 D passive Drain terminal, also electrically connected to the mounting tab (D(2, TAB)); the drain-source breakdown voltage V(BR)DSS is 600 V minimum at VGS = 0 V, ID = 1 mA (Table 4).
3 S passive Source terminal; the datasheet gives no pin-specific limit, and the source-drain diode current is rated 13 A continuous and 38 A pulsed (Table 7).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package DPAK
Category Transistors/Thyristors
Pins 3

CAD (KiCad official)

  • Symbol: STD18N60M6
  • Footprint: Package_TO_SOT_SMD:TO-252-2
  • 3D model: DPAK (KiCad packages3D, STEP)
  • 3D model files: std18n60m6-etched.step / std18n60m6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); std18n60m6.step / std18n60m6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (17 pp, sha256 46e964f9086b815b, retrieved 2026-10-11, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF