component
SS4125B
Public Made by Adomby adom
orisilicon Leakage Protection ICs, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
ss4125b: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
b11acf8
1mo ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
{
"schema_version": 1,
"type": "component",
"slug": "ss4125b",
"title": "SS4125B",
"brief": "orisilicon Leakage Protection ICs, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"power management (pmic)",
"ss4125b"
],
"component": {
"mpn": "SS4125B",
"manufacturer": "orisilicon",
"package": "SOP-8",
"pin_count": 8,
"category": "Power Management (PMIC)",
"subcategory": "Leakage Protection ICs",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590916787070582784",
"parts": {
"symbol": "ss4125b.kicad_sym",
"footprint": "ss4125b.kicad_mod",
"model_3d": "ss4125b-etched.glb",
"model_3d_plain": "ss4125b.glb",
"model_3d_step": "ss4125b-etched.step",
"model_3d_step_plain": "ss4125b.step",
"lbr": "ss4125b.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "IN1",
"type": "input",
"description": "Op-amp input pin 1. Non-inverting/inverting input of the internal leakage-detection amplifier; connected to one side of the current-transformer sampling network. Trip threshold |IN1 - IN2| = 4.95 mV typical (VT)."
},
{
"number": "2",
"name": "IN2",
"type": "input",
"description": "Op-amp input pin 2. Second input of the internal leakage-detection amplifier; connected to the other side of the current-transformer sampling network. Trip threshold |IN1 - IN2| = 4.95 mV typical."
},
{
"number": "3",
"name": "GND",
"type": "power_in",
"description": "Chip ground reference."
},
{
"number": "4",
"name": "OA",
"type": "output",
"description": "Filter / anti-delay adjustable output pin. External capacitor sets the inverse-time (anti-delay) trip curve; internal amplifier integrates leakage current into a ramping voltage compared against a 1.5V reference. Absolute max -0.3V to +6V."
},
{
"number": "5",
"name": "DLY",
"type": "output",
"description": "Fixed delay pin; connect external delay capacitor CD to GND. A 3 uA (IZTAT) current source charges CD against a 1.5V reference (VREFCDLY) to set the delay time TD = CD x VREF / ID. CD must be >= 82 nF for the high-frequency leakage suppression to work down to 80-100 Hz (fSUP)."
},
{
"number": "6",
"name": "OSHV",
"type": "output",
"description": "High-voltage MOSFET trigger output. Drives an external high-voltage MOS gate directly; VOS_HV = 10V typ (12V max) with VS = 12V; minimum HV MOS drive current 5 mA. Absolute max -0.3V to +15V. Emits a 3-pulse control signal (30 ms/100 ms duty)."
},
{
"number": "7",
"name": "OSLV",
"type": "output",
"description": "Controllable SCR (silicon controlled rectifier) trigger output. VOS_LV = 5V typ (6V max) with VS = 12V; minimum SCR drive current 0.2 mA; IOS_LV up to 850 uA typ at OS = 0.8V. Absolute max -0.3V to +6V. Emits 3 pulses (30 ms/100 ms duty)."
},
{
"number": "8",
"name": "VS",
"type": "power_in",
"description": "Supply pin. Internal clamping/regulator: VS1 = 12V typ, VS2 = 11-13V clamp @ IS = 1 mA; supply current IS1 = 168-252 uA at VS = 8V (200 uA typical). Absolute max -0.3V to +24V. Typically fed from an in-line dropper (e.g. SS550)."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590916787070582784",
"pages": 13,
"sha256": "7f12abc136134065",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ss4125b.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ss4125b-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "71100055eede95b74a206702a71389e4b64d669be2062989ad262fd394cb35c2",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "orisilicon",
"Package": "SOP-8",
"Category": "Power Management (PMIC)",
"Pins": "8"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"ss4125b"
],
"discovery_pitch": "SS4125B (orisilicon) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ss4125b.kicad_sym",
"ss4125b.kicad_mod",
"ss4125b.glb",
"ss4125b.step",
"ss4125b.lbr",
"docs/hero.png",
"docs/ss4125b-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-25T08:06:21.217Z"
}