component
SN74LVTZ244PWR
Public Made by Adomby adom
Texas Instruments Buffer/Driver/Transceiver, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266
{
"slug": "sn74lvtz244pwr",
"version": "0.1.0",
"type": "component",
"description": "Texas Instruments Buffer/Driver/Transceiver, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"logic ics",
"sn74lvtz244pwr",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"sn74lvtz244pwr.kicad_sym",
"sn74lvtz244pwr.kicad_mod",
"sn74lvtz244pwr.glb",
"sn74lvtz244pwr.step",
"sn74lvtz244pwr.lbr",
"docs/hero.png",
"docs/sn74lvtz244pwr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"sn74lvtz244pwr-hero.glb",
"sn74lvtz244pwr-hero.overlay.json",
"sn74lvtz244pwr-etched.glb"
],
"component": {
"mpn": "SN74LVTZ244PWR",
"manufacturer": "Texas Instruments",
"package": "TSSOP-20",
"pin_count": 20,
"category": "Logic ICs",
"subcategory": "Buffer/Driver/Transceiver",
"datasheet": "https://www.ti.com/lit/ds/symlink/sn74lvtz244.pdf",
"parts": {
"symbol": "sn74lvtz244pwr.kicad_sym",
"footprint": "sn74lvtz244pwr.kicad_mod",
"model_3d": "sn74lvtz244pwr-hero.glb",
"model_3d_plain": "sn74lvtz244pwr-etched.glb",
"model_3d_step": "sn74lvtz244pwr-etched.step",
"model_3d_step_plain": "sn74lvtz244pwr.step",
"lbr": "sn74lvtz244pwr.lbr"
},
"distributor_links": {
"lcsc": "C2872977",
"mouser": "595-SN74LVTZ244PWR"
},
"distributor_check": {
"checked_at": "2026-10-22T23:13:41Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "deferred",
"error": "shared DigiKey quota guard: 579 calls left today"
},
"mouser": {
"pn": "595-SN74LVTZ244PWR",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "1OE",
"type": "input",
"description": "Active-low output enable for buffers 1Y1 to 1Y4; when low the 1A inputs pass to the 1Y outputs, and when high the outputs are in the high-impedance state."
},
{
"number": "2",
"name": "1A1",
"type": "input",
"description": "Data input to the first buffer of bank 1; active bus-hold holds it at a valid logic level when floating and it accepts 5.5-V input voltages with VCC at 3.3 V."
},
{
"number": "3",
"name": "2Y4",
"type": "tri_state",
"description": "Buffered output of bank 2 (from 2A4), in the high-impedance state while 2OE is high."
},
{
"number": "4",
"name": "1A2",
"type": "input",
"description": "Data input to the second buffer of bank 1; active bus-hold holds it at a valid logic level when floating and it accepts 5.5-V input voltages with VCC at 3.3 V."
},
{
"number": "5",
"name": "2Y3",
"type": "tri_state",
"description": "Buffered output of bank 2 (from 2A3), in the high-impedance state while 2OE is high."
},
{
"number": "6",
"name": "1A3",
"type": "input",
"description": "Data input to the third buffer of bank 1; active bus-hold holds it at a valid logic level when floating and it accepts 5.5-V input voltages with VCC at 3.3 V."
},
{
"number": "7",
"name": "2Y2",
"type": "tri_state",
"description": "Buffered output of bank 2 (from 2A2), in the high-impedance state while 2OE is high."
},
{
"number": "8",
"name": "1A4",
"type": "input",
"description": "Data input to the fourth buffer of bank 1; active bus-hold holds it at a valid logic level when floating and it accepts 5.5-V input voltages with VCC at 3.3 V."
},
{
"number": "9",
"name": "2Y1",
"type": "tri_state",
"description": "Buffered output of bank 2 (from 2A1), in the high-impedance state while 2OE is high."
},
{
"number": "10",
"name": "GND",
"type": "power_in",
"description": "Ground reference for the device."
},
{
"number": "11",
"name": "2A1",
"type": "input",
"description": "Data input to the first buffer of bank 2; active bus-hold holds it at a valid logic level when floating and it accepts 5.5-V input voltages with VCC at 3.3 V."
},
{
"number": "12",
"name": "1Y4",
"type": "tri_state",
"description": "Buffered output of bank 1 (from 1A4), in the high-impedance state while 1OE is high."
},
{
"number": "13",
"name": "2A2",
"type": "input",
"description": "Data input to the second buffer of bank 2; active bus-hold holds it at a valid logic level when floating and it accepts 5.5-V input voltages with VCC at 3.3 V."
},
{
"number": "14",
"name": "1Y3",
"type": "tri_state",
"description": "Buffered output of bank 1 (from 1A3), in the high-impedance state while 1OE is high."
},
{
"number": "15",
"name": "2A3",
"type": "input",
"description": "Data input to the third buffer of bank 2; active bus-hold holds it at a valid logic level when floating and it accepts 5.5-V input voltages with VCC at 3.3 V."
},
{
"number": "16",
"name": "1Y2",
"type": "tri_state",
"description": "Buffered output of bank 1 (from 1A2), in the high-impedance state while 1OE is high."
},
{
"number": "17",
"name": "2A4",
"type": "input",
"description": "Data input to the fourth buffer of bank 2; active bus-hold holds it at a valid logic level when floating and it accepts 5.5-V input voltages with VCC at 3.3 V."
},
{
"number": "18",
"name": "1Y1",
"type": "tri_state",
"description": "Buffered output of bank 1 (from 1A1), in the high-impedance state while 1OE is high."
},
{
"number": "19",
"name": "2OE",
"type": "input",
"description": "Active-low output enable for buffers 2Y1 to 2Y4; when low the 2A inputs pass to the 2Y outputs, and when high the outputs are in the high-impedance state."
},
{
"number": "20",
"name": "VCC",
"type": "power_in",
"description": "Supply voltage, 2.7 V to 3.6 V recommended operating range."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The pin-to-label mapping for the DB/DW/PW package was reconstructed from jumbled text extraction of ; The datasheet does not give a separate pinout for the PW (TSSOP) package; the DB, DW and PW packages"
],
"pages_sent": 21,
"cost_usd": 0.0855,
"at": "2026-10-22T23:13:24"
},
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/sn74lvtz244.pdf",
"pages": 21,
"sha256": "e61b13eab83ab019",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 20,
"described": 20,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "sn74lvtz244pwr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
6.5,
1.2
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "97339947f3a7196470ec2f1d9f9b92bb2fc2ab66ad53be0cf105192585ef3c9a",
"checked": "2026-10-22",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "sn74lvtz244pwr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
6.5,
1.2
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "23c00a018a6817f4aa954472da94fbb831a81f5d3dbe294f5e603e72b01e7e3b",
"checked": "2026-10-22",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}