component

SN74LVC1G08 Single AND Gate

Public Made by Adom

by adom

Single 2-input AND gate

logicsingle-gatelvccmostisot-23-5
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with kicad-footprint-generator 10.0 · KiCad file format 20260206
Name Last commit message Last updated
docs sn74lvc1g08: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers interactive viewers · Ray
package.json Publish 0.1.0 · Ray
page.json sn74lvc1g08: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md sn74lvc1g08: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray
sn74lvc1g08-etched.fit.json sn74lvc1g08: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
sn74lvc1g08-etched.glb sn74lvc1g08: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
sn74lvc1g08-etched.step sn74lvc1g08: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
SN74LVC1G08.adom-lbr.json SN74LVC1G08: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray
sn74lvc1g08.glb Publish 0.1.0 · Ray
sn74lvc1g08.kicad_mod Publish 0.1.0 · Ray
sn74lvc1g08.kicad_sym Publish 0.1.0 · Ray
sn74lvc1g08.lbr add validated EAGLE .lbr (Fusion library) · Ray
SN74LVC1G08.lbr SN74LVC1G08: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray
sn74lvc1g08.step Publish 0.1.0 · Ray

SN74LVC1G08

Texas Instruments · Logic Gate · SOT-23-5

The SN74LVC1G08 is a single 2-input AND gate in the LVC family. Its output goes high only when both inputs are high. The single-gate package drops one gate in at the board edge without a full quad package, running from 1.65 V to 5.5 V with 5 V-tolerant inputs.

Pinout

Pin Name Type Function
1 A input Logic input A of the 2-input AND gate. Standard CMOS input, high impedance; VIH = 0.65×VCC (at VCC=1.65-1.95V) to 0.7×VCC (at 4.5-5.5V). Input voltage tolerant up to 5.5V regardless of VCC.
2 B input Logic input B of the 2-input AND gate. Standard CMOS input, high impedance, 5.5V-tolerant. Must not be left floating; terminate unused inputs at VCC or GND.
3 GND power_in Ground reference (0V). Continuous current through GND rated ±100mA max.
4 Y output AND-gate output Y = A · B. Balanced CMOS push-pull; ±24mA drive at VCC=3V (±32mA at 4.5V). Do not connect unused push-pull outputs.
5 VCC power_in Supply voltage. Operating range 1.65V to 5.5V; data retention only down to 1.5V. Absolute max 6.5V. ICC = 10µA max.

Key specifications

Parameter Value
Type Single 2-input AND gate
Logic family LVC (CMOS)
Supply voltage 1.65 V to 5.5 V
Input tolerance 5 V tolerant
Propagation delay 3.5 ns typ at 3.3 V
Operating temperature -40 C to 125 C

Ordering variants

Same part, different packaging or reel option.

  • SN74LVC1G08DBVR
  • SN74LVC1G08DBVT
  • SN74LVC1G08DCKR
  • SN74LVC1G08DCKT
  • SN74LVC1G08DRLR
  • SN74LVC1G08YZPR
  • SN74LVC1G08DRYR
  • SN74LVC1G08DSFR
  • SN74LVC1G08DPWR

CAD (KiCad official)

  • Symbol: sn74lvc1g08.kicad_sym
  • Footprint: sn74lvc1g08.kicad_mod
  • 3D model: SOT-23-5 body from KiCad Package_TO_SOT_SMD/SOT-23-5.
  • 3D model files: sn74lvc1g08-etched.step / sn74lvc1g08-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc1g08.step / sn74lvc1g08.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 de1b842781b3078f, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF