component
SN74LVC08ADR
Public Made by Adomby adom
Texas Instruments Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
sn74lvc08adr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod…
3138eb2
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310
{
"schema_version": 1,
"type": "component",
"slug": "sn74lvc08adr",
"title": "SN74LVC08ADR",
"brief": "Texas Instruments Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"sn74lvc08adr"
],
"component": {
"mpn": "SN74LVC08ADR",
"manufacturer": "Texas Instruments",
"package": "SOIC-14",
"pin_count": 14,
"category": "Logic",
"subcategory": "Gates",
"datasheet": "https://www.ti.com/lit/ds/symlink/sn74lvc08a.pdf",
"parts": {
"symbol": "sn74lvc08adr.kicad_sym",
"footprint": "sn74lvc08adr.kicad_mod",
"model_3d": "sn74lvc08adr-etched.glb",
"model_3d_plain": "sn74lvc08adr.glb",
"model_3d_step": "sn74lvc08adr-etched.step",
"model_3d_step_plain": "sn74lvc08adr.step",
"lbr": "sn74lvc08adr.lbr"
},
"distributor_links": {
"digikey": "296-1697-2-ND",
"mouser": "595-SN74LVC08ADR",
"lcsc": "C468253"
},
"pins": [
{
"number": "1",
"name": "1A",
"type": "input",
"description": "Channel 1 input A. CMOS logic input; VIH >= 2 V (VCC = 2.7-3.6 V), VIL <= 0.8 V. Tolerates up to 5.5 V regardless of VCC."
},
{
"number": "2",
"name": "1B",
"type": "input",
"description": "Channel 1 input B. CMOS logic input, 5.5 V tolerant."
},
{
"number": "3",
"name": "1Y",
"type": "output",
"description": "Channel 1 output: 1Y = 1A AND 1B. Push-pull CMOS output; IOH/IOL = -24/24 mA at VCC = 3 V."
},
{
"number": "4",
"name": "2A",
"type": "input",
"description": "Channel 2 input A. CMOS logic input, 5.5 V tolerant."
},
{
"number": "5",
"name": "2B",
"type": "input",
"description": "Channel 2 input B. CMOS logic input, 5.5 V tolerant."
},
{
"number": "6",
"name": "2Y",
"type": "output",
"description": "Channel 2 output: 2Y = 2A AND 2B. Push-pull CMOS output; IOH/IOL = -24/24 mA at VCC = 3 V."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Ground reference (0 V) for all four gates."
},
{
"number": "8",
"name": "3Y",
"type": "output",
"description": "Channel 3 output: 3Y = 3A AND 3B. Push-pull CMOS output; IOH/IOL = -24/24 mA at VCC = 3 V."
},
{
"number": "9",
"name": "3A",
"type": "input",
"description": "Channel 3 input A. CMOS logic input, 5.5 V tolerant."
},
{
"number": "10",
"name": "3B",
"type": "input",
"description": "Channel 3 input B. CMOS logic input, 5.5 V tolerant."
},
{
"number": "11",
"name": "4Y",
"type": "output",
"description": "Channel 4 output: 4Y = 4A AND 4B. Push-pull CMOS output; IOH/IOL = -24/24 mA at VCC = 3 V."
},
{
"number": "12",
"name": "4A",
"type": "input",
"description": "Channel 4 input A. CMOS logic input, 5.5 V tolerant."
},
{
"number": "13",
"name": "4B",
"type": "input",
"description": "Channel 4 input B. CMOS logic input, 5.5 V tolerant."
},
{
"number": "14",
"name": "VCC",
"type": "power_in",
"description": "Positive supply, 1.65 V to 3.6 V (SN74LVC08A). Absolute max 6.5 V. Bypass with a 0.1 uF ceramic near the pin."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/sn74lvc08a.pdf",
"pages": 48,
"sha256": "4f5059ae0bfb74dd",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-3.81
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-14_3.9x8.7mm_P1.27mm@sha256:a885b619b22880c9",
"mark": "drawn"
},
"logic": {
"family_id": "74LVC08",
"logic_family": "74LVC",
"function_code": "08",
"function_class": "Gate",
"function_name": "Quad 2-Input AND Gate",
"manufacturer": "Texas Instruments",
"is_specialty": false
},
"models_3d": [
{
"file": "sn74lvc08adr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
8.7,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "sn74lvc08adr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
8.7,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6a87264ca2dbb1fae8a427079d37d8417bfa4ef3f855772cf1cbb60b4458c640",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "SOIC-14",
"Category": "Logic",
"Pins": "14"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"sn74lvc08adr"
],
"discovery_pitch": "SN74LVC08ADR (Texas Instruments) component page with datasheet-verified CAD.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"sn74lvc08adr.kicad_sym",
"sn74lvc08adr.kicad_mod",
"sn74lvc08adr.glb",
"sn74lvc08adr.step",
"sn74lvc08adr-etched.step",
"sn74lvc08adr.lbr",
"docs/hero.png",
"docs/sn74lvc08adr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"variants": [
{
"mpn": "SN74LVC08ADRD",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADR",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRDB",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRDBR",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRPW",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRPWR",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRNS",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRNSR",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRJ",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRW",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRBQA",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRBQAR",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRRGY",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRRGYR",
"kind": "packaging"
},
{
"mpn": "SN74LVC08ADRFK",
"kind": "packaging"
}
],
"updated_at": "2026-09-25T07:27:29.678Z"
}