main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn74ls73adr: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/sn74ls73adr · Ray 2d ago
sn74ls73adr-etched.glb sn74ls73adr: factory component page (tier=mfr) · Ray 2d ago
sn74ls73adr-etched.step sn74ls73adr: factory component page (tier=mfr) · Ray 2d ago
sn74ls73adr-hero.glb sn74ls73adr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn74ls73adr-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn74ls73adr.glb Publish 0.1.0 · Ray 2d ago
sn74ls73adr.kicad_mod Publish 0.1.0 · Ray 2d ago
sn74ls73adr.kicad_sym Publish 0.1.0 · Ray 2d ago
sn74ls73adr.lbr Publish 0.1.0 · Ray 2d ago
sn74ls73adr.step Publish 0.1.0 · Ray 2d ago

SN74LS73ADR

Texas Instruments · Flip Flops · SOIC-14

SN74LS73ADR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CLK input Clock input for flip-flop 1; negative-edge triggered, with J and K stable one setup time before the high-to-low transition.
2 1CLR input Active-low direct clear for flip-flop 1; when low it overrides clock and data, forcing 1Q low and 1Q̅ high.
3 1K input K data input for flip-flop 1.
4 VCC power_in Positive supply voltage.
5 2CLK input Clock input for flip-flop 2; negative-edge triggered, with J and K stable one setup time before the high-to-low transition.
6 2CLR input Active-low direct clear for flip-flop 2; when low it overrides clock and data, forcing 2Q low and 2Q̅ high.
7 2J input J data input for flip-flop 2.
8 2Q̅ output Complementary output of flip-flop 2.
9 2Q output True output of flip-flop 2.
10 2K input K data input for flip-flop 2.
11 GND power_in Ground.
12 1Q output True output of flip-flop 1.
13 1Q̅ output Complementary output of flip-flop 1.
14 1J input J data input for flip-flop 1.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LS73ADR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ls73adr-etched.step / sn74ls73adr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls73adr.step / sn74ls73adr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 4600f8ed8f5aaf96, retrieved 2026-10-07, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF