main
Download ZIP Propose a change
Made with kicad-footprint-generator 10.0 · KiCad file format 20260206
Name Last commit message Last updated
docs sn74hc86: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers cross-highlight symbol + footprint viewers · Ray
package.json Publish 0.1.0 · Ray
page.json sn74hc86: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md sn74hc86: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray
sn74hc86-etched.fit.json sn74hc86: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
sn74hc86-etched.glb sn74hc86: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
sn74hc86-etched.step sn74hc86: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
SN74HC86.adom-lbr.json SN74HC86: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray
sn74hc86.glb Publish 0.1.0 · Ray
sn74hc86.kicad_mod Publish 0.1.0 · Ray
sn74hc86.kicad_sym Publish 0.1.0 · Ray
sn74hc86.lbr add validated EAGLE .lbr (Fusion library) · Ray
SN74HC86.lbr SN74HC86: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray
sn74hc86.step add .step (Fusion 3D source) · Ray

SN74HC86

Texas Instruments · Quad 2-input XOR gate · SOIC-14

Four independent 2-input exclusive-OR (XOR) gates in high-speed CMOS, SOIC-14. Each output is high only when its two inputs differ, which makes XOR the building block for parity generators and checkers, binary adders (sum bit), controllable inverters (one input as the control), and phase or frequency comparators. Tie one input high and the gate becomes an inverter for that channel. Runs 2-6 V.

Pinout

Pin Name Type Function
1 1A input Channel 1, Input A. CMOS logic input to XOR gate 1. V_IH ≥ 3.15 V @ V_CC = 4.5 V; input leakage ±0.1 µA typ.
2 1B input Channel 1, Input B. CMOS logic input to XOR gate 1. V_IH ≥ 3.15 V @ V_CC = 4.5 V; input leakage ±0.1 µA typ.
3 1Y output Channel 1, Output Y = 1A ⊕ 1B. Push-pull CMOS output; I_OH/I_OL up to ±5.2 mA @ V_CC = 6 V.
4 2A input Channel 2, Input A. CMOS logic input to XOR gate 2.
5 2B input Channel 2, Input B. CMOS logic input to XOR gate 2.
6 2Y output Channel 2, Output Y = 2A ⊕ 2B. Push-pull CMOS output.
7 GND power_in Ground reference (0 V). Return path for supply and outputs.
8 3Y output Channel 3, Output Y = 3A ⊕ 3B. Push-pull CMOS output.
9 3A input Channel 3, Input A. CMOS logic input to XOR gate 3.
10 3B input Channel 3, Input B. CMOS logic input to XOR gate 3.
11 4Y output Channel 4, Output Y = 4A ⊕ 4B. Push-pull CMOS output.
12 4A input Channel 4, Input A. CMOS logic input to XOR gate 4.
13 4B input Channel 4, Input B. CMOS logic input to XOR gate 4.
14 VCC power_in Positive supply. Operating range 2 V to 6 V (absolute max 7 V). Recommend local 0.1 µF decoupling to GND.

Key specifications

Parameter Value
Type Quad 2-input XOR gate
Gates 4 independent
Function Y = A XOR B (high when inputs differ)
Logic family HC (high-speed CMOS)
Supply voltage 2-6 V
Common uses parity, adders, phase detect
Package SOIC-14
Body (L×W×H) 8.65 × 3.9 × 1.75 mm

Ordering variants

Same part, different packaging or reel option.

  • SN74HC86D (SOIC-14, tube)
  • SN74HC86DR (SOIC-14, tape & reel)

CAD (KiCad official)

  • Symbol: 74xx:74HC86
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D)
  • 3D model files: sn74hc86-etched.step / sn74hc86-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc86.step / sn74hc86.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 ed3f0a492555eef7, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF