Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC574PWR

Texas Instruments · Flip Flops · TSSOP-20

SN74HC574PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-low output-enable input; when high, forces all eight Q outputs to the high-impedance state without affecting internal flip-flop data.
2 1D input Data input for flip-flop 1, latched into Q1 on the low-to-high transition of CLK.
3 2D input Data input for flip-flop 2, latched into Q2 on the low-to-high transition of CLK.
4 3D input Data input for flip-flop 3, latched into Q3 on the low-to-high transition of CLK.
5 4D input Data input for flip-flop 4, latched into Q4 on the low-to-high transition of CLK.
6 5D input Data input for flip-flop 5, latched into Q5 on the low-to-high transition of CLK.
7 6D input Data input for flip-flop 6, latched into Q6 on the low-to-high transition of CLK.
8 7D input Data input for flip-flop 7, latched into Q7 on the low-to-high transition of CLK.
9 8D input Data input for flip-flop 8, latched into Q8 on the low-to-high transition of CLK.
10 GND power_in Ground reference (0 V) supply pin.
11 CLK input Clock input; data on Dn inputs is entered into the corresponding flip-flop on the low-to-high (rising) transition of this input.
12 8Q tri_state 3-state noninverting output of flip-flop 8, capable of ±6-mA drive at 5 V and driven to high impedance when OE is high.
13 7Q tri_state 3-state noninverting output of flip-flop 7, capable of ±6-mA drive at 5 V and driven to high impedance when OE is high.
14 6Q tri_state 3-state noninverting output of flip-flop 6, capable of ±6-mA drive at 5 V and driven to high impedance when OE is high.
15 5Q tri_state 3-state noninverting output of flip-flop 5, capable of ±6-mA drive at 5 V and driven to high impedance when OE is high.
16 4Q tri_state 3-state noninverting output of flip-flop 4, capable of ±6-mA drive at 5 V and driven to high impedance when OE is high.
17 3Q tri_state 3-state noninverting output of flip-flop 3, capable of ±6-mA drive at 5 V and driven to high impedance when OE is high.
18 2Q tri_state 3-state noninverting output of flip-flop 2, capable of ±6-mA drive at 5 V and driven to high impedance when OE is high.
19 1Q tri_state 3-state noninverting output of flip-flop 1, capable of ±6-mA drive at 5 V and driven to high impedance when OE is high.
20 VCC power_in Positive supply voltage pin, specified over a wide operating range of 2 V to 6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74HC574PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74hc574pwr-etched.step / sn74hc574pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc574pwr.step / sn74hc574pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 41dc3007ca8c8f8e, retrieved 2026-09-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-sonnet-5 (text+vision), consensus claude-opus-4-8 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF