component
SN74HC573AQDWRQ1
Public Made by Adomby adom
Texas Instruments Latches, SOIC-20-300mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74HC573AQDWRQ1
Texas Instruments · Latches · SOIC-20-300mil
SN74HC573AQDWRQ1 from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OE | input | Active-low, buffered output-enable input; when low the Q outputs reflect the latch contents, when high all eight Q outputs are forced to the high-impedance state; OE does not affect internal latch operation and should be tied to VCC through a pull-up resistor to ensure high-impedance state during power up/down. |
| 2 | 1Q | tri_state | Three-state output of latch 1; reflects the latched or transparent 1D data and goes to high-impedance when OE is high, capable of ±6mA drive at VCC=5V. |
| 3 | 2Q | tri_state | Three-state output of latch 2; reflects the latched or transparent 2D data and goes to high-impedance when OE is high. |
| 4 | 3Q | tri_state | Three-state output of latch 3; reflects the latched or transparent 3D data and goes to high-impedance when OE is high. |
| 5 | 4Q | tri_state | Three-state output of latch 4; reflects the latched or transparent 4D data and goes to high-impedance when OE is high. |
| 6 | 5Q | tri_state | Three-state output of latch 5; reflects the latched or transparent 5D data and goes to high-impedance when OE is high. |
| 7 | 6Q | tri_state | Three-state output of latch 6; reflects the latched or transparent 6D data and goes to high-impedance when OE is high. |
| 8 | 7Q | tri_state | Three-state output of latch 7; reflects the latched or transparent 7D data and goes to high-impedance when OE is high. |
| 9 | 8Q | tri_state | Three-state output of latch 8; reflects the latched or transparent 8D data and goes to high-impedance when OE is high. |
| 10 | GND | power_in | Ground reference pin for the device. |
| 11 | LE | input | Latch-enable input; while LE is high the Q outputs are transparent and follow the D inputs, when LE goes low the data present at setup time is latched and held at the outputs. |
| 12 | 8D | input | Data input to latch 8; while LE is high this value is passed to 8Q, and is captured on the high-to-low transition of LE. |
| 13 | 7D | input | Data input to latch 7; while LE is high this value is passed to 7Q, and is captured on the high-to-low transition of LE. |
| 14 | 6D | input | Data input to latch 6; while LE is high this value is passed to 6Q, and is captured on the high-to-low transition of LE. |
| 15 | 5D | input | Data input to latch 5; while LE is high this value is passed to 5Q, and is captured on the high-to-low transition of LE. |
| 16 | 4D | input | Data input to latch 4; while LE is high this value is passed to 4Q, and is captured on the high-to-low transition of LE. |
| 17 | 3D | input | Data input to latch 3; while LE is high this value is passed to 3Q, and is captured on the high-to-low transition of LE. |
| 18 | 2D | input | Data input to latch 2; while LE is high this value is passed to 2Q, and is captured on the high-to-low transition of LE. |
| 19 | 1D | input | Data input to latch 1; while LE is high this value is passed to 1Q, and is captured on the high-to-low transition of LE. |
| 20 | VCC | power_in | Positive supply voltage; recommended operating range is 2V to 6V (absolute maximum 7V); a 0.1µF bypass capacitor close to this pin is recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-20-300mil |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
SN74HC573AQDWRQ1 - Footprint:
Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm - 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
- 3D model files:
sn74hc573aqdwrq1-etched.step/sn74hc573aqdwrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hc573aqdwrq1.step/sn74hc573aqdwrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (21 pp, sha256
c41975c31fa2cc1c, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).