component
SN74HC163IPWRG4Q1
Public Made by Adomby adom
Texas Instruments Counters, Dividers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 2d ago |
| viewers | 2d ago |
| package.json | 2d ago |
| page.json | 2d ago |
| README.md | 2d ago |
| sn74hc163ipwrg4q1-etched.glb | 2d ago |
| sn74hc163ipwrg4q1-etched.step | 2d ago |
| sn74hc163ipwrg4q1-hero.glb | 2d ago |
| sn74hc163ipwrg4q1-hero.overlay.json | 2d ago |
| sn74hc163ipwrg4q1.glb | 2d ago |
| sn74hc163ipwrg4q1.kicad_mod | 2d ago |
| sn74hc163ipwrg4q1.kicad_sym | 2d ago |
| sn74hc163ipwrg4q1.lbr | 2d ago |
| sn74hc163ipwrg4q1.step | 2d ago |
SN74HC163IPWRG4Q1
Texas Instruments · Counters, Dividers · TSSOP-16
SN74HC163IPWRG4Q1 from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CLR | input | Synchronous clear input (active low); resets all flip-flop outputs low on next CLK rising edge, independent of enable inputs. |
| 2 | CLK | input | Clock input; triggers all four flip-flops on rising edge; maximum operating frequency 6-44 MHz depending on VCC and temperature. |
| 3 | A | input | Preset data input A; loaded into QA when LOAD is low after next CLK pulse; setup time 26-38 ns before CLK. |
| 4 | B | input | Preset data input B; loaded into QB when LOAD is low after next CLK pulse; setup time 26-38 ns before CLK. |
| 5 | C | input | Preset data input C; loaded into QC when LOAD is low after next CLK pulse; setup time 26-38 ns before CLK. |
| 6 | D | input | Preset data input D; loaded into QD when LOAD is low after next CLK pulse; setup time 26-38 ns before CLK. |
| 7 | ENP | input | Count enable input (active high); counting occurs only when both ENP and ENT are high; setup time 29-38 ns before CLK. |
| 8 | GND | power_in | Ground reference (0 V); maximum continuous current ±50 mA. |
| 9 | LOAD | input | Synchronous load input (active low); causes outputs to load preset data after next CLK pulse; setup time 23-29 ns before CLK. |
| 10 | ENT | input | Synchronous toggle/count enable input (active high); counting requires both ENT and ENP high; fed forward to enable RCO; setup time 29-43 ns before CLK. |
| 11 | QD | output | Output of D flip-flop (least significant bit); maximum output current ±25 mA continuous; propagation delay 21-51 ns from CLK rising edge. |
| 12 | QC | output | Output of C flip-flop; maximum output current ±25 mA continuous; propagation delay 21-51 ns from CLK rising edge. |
| 13 | QB | output | Output of B flip-flop; maximum output current ±25 mA continuous; propagation delay 21-51 ns from CLK rising edge. |
| 14 | QA | output | Output of A flip-flop (most significant bit); maximum output current ±25 mA continuous; propagation delay 21-51 ns from CLK rising edge. |
| 15 | RCO | output | Ripple carry output (active high); produces high-level pulse when counter reaches maximum count (9 or 15 with QA high); propagation delay 20-54 ns from CLK. |
| 16 | VCC | power_in | Supply voltage; recommended operating range 2 V to 6 V; maximum continuous current ±50 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Logic |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
SN74HC163IPWRG4Q1 - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
sn74hc163ipwrg4q1-etched.step/sn74hc163ipwrg4q1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hc163ipwrg4q1.step/sn74hc163ipwrg4q1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (20 pp, sha256
6675e23ba20c09b0, retrieved 2026-10-03, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).