component
SN74HC00PW
Public Made by Adomby adom
lingxingic Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261
{
"schema_version": 1,
"type": "component",
"slug": "sn74hc00pw",
"title": "SN74HC00PW",
"brief": "lingxingic Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"sn74hc00pw",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "SN74HC00PW",
"manufacturer": "lingxingic",
"package": "TSSOP-14",
"pin_count": 14,
"category": "Logic",
"subcategory": "Logic Gates",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603392375544684544",
"parts": {
"symbol": "sn74hc00pw.kicad_sym",
"footprint": "sn74hc00pw.kicad_mod",
"model_3d": "sn74hc00pw-hero.glb",
"model_3d_plain": "sn74hc00pw.glb",
"model_3d_step": "sn74hc00pw-etched.step",
"model_3d_step_plain": "sn74hc00pw.step",
"lbr": "sn74hc00pw.lbr"
},
"distributor_links": {
"lcsc": "C22436972",
"digikey": "296-26456-5-ND",
"mouser": "595-SN74HC00PW"
},
"distributor_check": {
"checked_at": "2026-10-09T17:08:11Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "296-26456-5-ND",
"status": "found",
"lifecycle": "Obsolete"
},
"mouser": {
"pn": "595-SN74HC00PW",
"status": "found",
"lifecycle": "End of Life"
}
},
"pins": [
{
"number": "1",
"name": "1A",
"type": "input",
"description": "Data input A of NAND gate 1; the 2-input NAND function gives 1Y = NOT(1A AND 1B) per the datasheet function table."
},
{
"number": "2",
"name": "1B",
"type": "input",
"description": "Data input B of NAND gate 1; the 2-input NAND function gives 1Y = NOT(1A AND 1B) per the datasheet function table."
},
{
"number": "3",
"name": "1Y",
"type": "output",
"description": "Data output of NAND gate 1; it is high when either input is low and low only when both inputs are high."
},
{
"number": "4",
"name": "2A",
"type": "input",
"description": "Data input A of NAND gate 2; the 2-input NAND function gives 2Y = NOT(2A AND 2B) per the datasheet function table."
},
{
"number": "5",
"name": "2B",
"type": "input",
"description": "Data input B of NAND gate 2; the 2-input NAND function gives 2Y = NOT(2A AND 2B) per the datasheet function table."
},
{
"number": "6",
"name": "2Y",
"type": "output",
"description": "Data output of NAND gate 2; it is high when either input is low and low only when both inputs are high."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Ground (0 V) reference for the device; the datasheet specifies GND = 0 V for all electrical characteristics."
},
{
"number": "8",
"name": "3Y",
"type": "output",
"description": "Data output of NAND gate 3; it is high when either input is low and low only when both inputs are high."
},
{
"number": "9",
"name": "3A",
"type": "input",
"description": "Data input A of NAND gate 3; the 2-input NAND function gives 3Y = NOT(3A AND 3B) per the datasheet function table."
},
{
"number": "10",
"name": "3B",
"type": "input",
"description": "Data input B of NAND gate 3; the 2-input NAND function gives 3Y = NOT(3A AND 3B) per the datasheet function table."
},
{
"number": "11",
"name": "4Y",
"type": "output",
"description": "Data output of NAND gate 4; it is high when either input is low and low only when both inputs are high."
},
{
"number": "12",
"name": "4A",
"type": "input",
"description": "Data input A of NAND gate 4; the 2-input NAND function gives 4Y = NOT(4A AND 4B) per the datasheet function table."
},
{
"number": "13",
"name": "4B",
"type": "input",
"description": "Data input B of NAND gate 4; the 2-input NAND function gives 4Y = NOT(4A AND 4B) per the datasheet function table."
},
{
"number": "14",
"name": "VCC",
"type": "power_in",
"description": "Supply voltage; the recommended range is 2.0 V to 6.0 V (4.5 V to 5.5 V for the HCT variant), with an absolute maximum of +7 V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The MPN SN74HC00PW(LX) is listed on page 4 as TSSOP14 (5.0 x 4.4 mm body, 0.65 mm pitch), so the TSS; The pin diagram on page 6 is garbled in the extracted text, so the pin list was taken from the page ; The datasheet is in Chinese and only gives pin functions as 'data input', 'data output', 'ground' an"
],
"pages_sent": 18,
"cost_usd": 0.0673,
"at": "2026-10-09T17:05:47"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603392375544684544",
"pages": 18,
"sha256": "fcb61e0bc3653163",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "sn74hc00pw.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",
"checked": "2026-10-09",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "sn74hc00pw-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "d97d3f03d1520652965df517490fa24f46846887947b2c7e852f01eaa405f2d0",
"checked": "2026-10-09",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "lingxingic",
"Package": "TSSOP-14",
"Category": "Logic",
"Pins": "14"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"sn74hc00pw"
],
"discovery_pitch": "SN74HC00PW (lingxingic) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"sn74hc00pw.kicad_sym",
"sn74hc00pw.kicad_mod",
"sn74hc00pw.glb",
"sn74hc00pw.step",
"sn74hc00pw.lbr",
"docs/hero.png",
"docs/sn74hc00pw-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"sn74hc00pw-hero.glb",
"sn74hc00pw-hero.overlay.json"
],
"visibility": {
"public": true
}
}