component
SN74AXC4T774PWR
Public Made by Adomby adom
Texas Instruments Translators / Level Shifters, TSSOP-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
sn74axc4t774pwr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC…
ccd089d
14d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275
{
"schema_version": 1,
"type": "component",
"slug": "sn74axc4t774pwr",
"title": "SN74AXC4T774PWR",
"brief": "Texas Instruments Translators / Level Shifters, TSSOP-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"sn74axc4t774pwr"
],
"component": {
"mpn": "SN74AXC4T774PWR",
"manufacturer": "Texas Instruments",
"package": "TSSOP-16",
"pin_count": 16,
"category": "Logic",
"subcategory": "Translators / Level Shifters",
"datasheet": "https://www.ti.com/lit/ds/symlink/sn74axc4t774.pdf",
"parts": {
"symbol": "sn74axc4t774pwr.kicad_sym",
"footprint": "sn74axc4t774pwr.kicad_mod",
"model_3d": "sn74axc4t774pwr-etched.glb",
"model_3d_plain": "sn74axc4t774pwr.glb",
"model_3d_step": "sn74axc4t774pwr-etched.step",
"model_3d_step_plain": "sn74axc4t774pwr.step",
"lbr": "sn74axc4t774pwr.lbr"
},
"distributor_links": {
"digikey": "296-SN74AXC4T774PWRTR-ND",
"mouser": "595-SN74AXC4T774PWR",
"lcsc": "C1849453"
},
"pins": [
{
"number": "1",
"name": "DIR1",
"type": "input",
"description": "Direction-control input for port 1. Logic level (referenced to VCCA) selects the data flow direction for the A1/B1 channel: A→B when high, B→A when low."
},
{
"number": "2",
"name": "DIR2",
"type": "input",
"description": "Direction-control input for port 2. Logic level (referenced to VCCA) selects the data flow direction for the A2/B2 channel."
},
{
"number": "3",
"name": "A1",
"type": "bidirectional",
"description": "A-port I/O for channel 1, referenced to VCCA (0.65 V to 3.6 V). Direction is set by DIR1; disabled to Hi-Z when OE is high."
},
{
"number": "4",
"name": "A2",
"type": "bidirectional",
"description": "A-port I/O for channel 2, referenced to VCCA (0.65 V to 3.6 V). Direction is set by DIR2; disabled to Hi-Z when OE is high."
},
{
"number": "5",
"name": "A3",
"type": "bidirectional",
"description": "A-port I/O for channel 3, referenced to VCCA (0.65 V to 3.6 V). Direction is set by DIR3; disabled to Hi-Z when OE is high."
},
{
"number": "6",
"name": "A4",
"type": "bidirectional",
"description": "A-port I/O for channel 4, referenced to VCCA (0.65 V to 3.6 V). Direction is set by DIR4; disabled to Hi-Z when OE is high."
},
{
"number": "7",
"name": "DIR3",
"type": "input",
"description": "Direction-control input for port 3. Logic level (referenced to VCCA) selects the data flow direction for the A3/B3 channel."
},
{
"number": "8",
"name": "DIR4",
"type": "input",
"description": "Direction-control input for port 4. Logic level (referenced to VCCA) selects the data flow direction for the A4/B4 channel."
},
{
"number": "9",
"name": "OE",
"type": "input",
"description": "Active-low output enable, referenced to VCCA. Drive OE high to force all A- and B-port I/Os into the high-impedance (tri-state) mode; tie to VCCA through a pull-up during power sequencing to keep outputs Hi-Z."
},
{
"number": "10",
"name": "GND",
"type": "power_in",
"description": "Device ground reference for both supply rails."
},
{
"number": "11",
"name": "B4",
"type": "bidirectional",
"description": "B-port I/O for channel 4, referenced to VCCB (0.65 V to 3.6 V). Direction is set by DIR4; disabled to Hi-Z when OE is high."
},
{
"number": "12",
"name": "B3",
"type": "bidirectional",
"description": "B-port I/O for channel 3, referenced to VCCB (0.65 V to 3.6 V). Direction is set by DIR3; disabled to Hi-Z when OE is high."
},
{
"number": "13",
"name": "B2",
"type": "bidirectional",
"description": "B-port I/O for channel 2, referenced to VCCB (0.65 V to 3.6 V). Direction is set by DIR2; disabled to Hi-Z when OE is high."
},
{
"number": "14",
"name": "B1",
"type": "bidirectional",
"description": "B-port I/O for channel 1, referenced to VCCB (0.65 V to 3.6 V). Direction is set by DIR1; disabled to Hi-Z when OE is high."
},
{
"number": "15",
"name": "VCCB",
"type": "power_in",
"description": "B-port power supply. Sets the reference voltage for the B-side I/Os. Recommended range 0.65 V to 3.6 V; absolute max 4.2 V. Bypass with a local decoupling capacitor to GND."
},
{
"number": "16",
"name": "VCCA",
"type": "power_in",
"description": "A-port power supply. Sets the reference voltage for the A-side I/Os and for the DIRx / OE control inputs. Recommended range 0.65 V to 3.6 V; absolute max 4.2 V. Bypass with a local decoupling capacitor to GND."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/sn74axc4t774.pdf",
"pages": 43,
"sha256": "f45cd62a9675b9f6",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.8625,
-2.275
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "TSSOP-16_4.4x5mm_P0.65mm@sha256:fbac79fc5f310754",
"mark": "drawn"
},
"logic": {
"family_id": "74AXC4T774",
"logic_family": "74AXC",
"function_code": "4T774",
"function_class": null,
"function_name": null,
"manufacturer": "Texas Instruments",
"is_specialty": false
},
"models_3d": [
{
"file": "sn74axc4t774pwr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "sn74axc4t774pwr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "7db5c852efd1b3817bbbf8588de31e0811677d1a3736e4fc8c6c3c75303ef1c7",
"checked": "2026-10-21",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "TSSOP-16",
"Category": "Logic",
"Pins": "16"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"sn74axc4t774pwr"
],
"discovery_pitch": "SN74AXC4T774PWR (Texas Instruments) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"sn74axc4t774pwr.kicad_sym",
"sn74axc4t774pwr.kicad_mod",
"sn74axc4t774pwr.glb",
"sn74axc4t774pwr.step",
"sn74axc4t774pwr.lbr",
"docs/hero.png",
"docs/sn74axc4t774pwr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"sn74axc4t774pwr-etched.step"
],
"visibility": {
"public": true
},
"variants": [
{
"mpn": "SN74AXC4T774PWR",
"kind": "packaging"
},
{
"mpn": "SN74AXC4T774PWRBQB",
"kind": "packaging"
},
{
"mpn": "SN74AXC4T774PWRRSV",
"kind": "packaging"
}
],
"updated_at": "2026-09-25T06:54:05.989Z"
}