component

SN74AHCT86PWR

Public Made by Adom

by adom

Texas Instruments Gates, TSSOP-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ahct86pwr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs sn74ahct86pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
viewers sn74ahct86pwr: viewers · Ray 1mo ago
package.json Publish 0.2.0 · Ray 1mo ago
page.json sn74ahct86pwr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 11h ago
README.md sn74ahct86pwr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 18d ago
sn74ahct86pwr-etched.fit.json sn74ahct86pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
sn74ahct86pwr-etched.glb sn74ahct86pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
sn74ahct86pwr-etched.step sn74ahct86pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
sn74ahct86pwr.glb Publish 0.1.0 · Ray 1mo ago
sn74ahct86pwr.kicad_mod Publish 0.1.0 · Ray 1mo ago
sn74ahct86pwr.kicad_sym Publish 0.1.0 · Ray 1mo ago
sn74ahct86pwr.lbr Publish 0.1.0 · Ray 1mo ago
sn74ahct86pwr.step Publish 0.1.0 · Ray 1mo ago

SN74AHCT86PWR

Texas Instruments · Gates · TSSOP-14

SN74AHCT86PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 A input (TTL-compatible logic input). VIH min 2 V, VIL max 0.8 V.
2 1B input Gate 1 B input (TTL-compatible logic input). VIH min 2 V, VIL max 0.8 V.
3 1Y output Gate 1 exclusive-OR output (1Y = 1A XOR 1B). IOH = -8 mA, IOL = 8 mA.
4 2A input Gate 2 A input (TTL-compatible logic input). VIH min 2 V, VIL max 0.8 V.
5 2B input Gate 2 B input (TTL-compatible logic input). VIH min 2 V, VIL max 0.8 V.
6 2Y output Gate 2 exclusive-OR output (2Y = 2A XOR 2B). IOH = -8 mA, IOL = 8 mA.
7 GND power_in Ground reference pin (0 V).
8 3Y output Gate 3 exclusive-OR output (3Y = 3A XOR 3B). IOH = -8 mA, IOL = 8 mA.
9 3A input Gate 3 A input (TTL-compatible logic input). VIH min 2 V, VIL max 0.8 V.
10 3B input Gate 3 B input (TTL-compatible logic input). VIH min 2 V, VIL max 0.8 V.
11 4Y output Gate 4 exclusive-OR output (4Y = 4A XOR 4B). IOH = -8 mA, IOL = 8 mA.
12 4A input Gate 4 A input (TTL-compatible logic input). VIH min 2 V, VIL max 0.8 V.
13 4B input Gate 4 B input (TTL-compatible logic input). VIH min 2 V, VIL max 0.8 V.
14 VCC power_in Positive supply voltage input. Recommended VCC range 4.5 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74AHCT86PWR
  • SN74AHCT86PWRD
  • SN74AHCT86PWRDR
  • SN74AHCT86PWRDB
  • SN74AHCT86PWRDBR
  • SN74AHCT86PWRDGV
  • SN74AHCT86PWRDGVR
  • SN74AHCT86PWRN
  • SN74AHCT86PWRNS
  • SN74AHCT86PWRNSR
  • SN74AHCT86PWRRGY
  • SN74AHCT86PWRRGYR
  • SN74AHCT86PWRBQA
  • SN74AHCT86PWRBQAR
  • SN74AHCT86PWRJ
  • SN74AHCT86PWRW
  • SN74AHCT86PWRFK

CAD (KiCad official)

  • Symbol: SN74AHCT86PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ahct86pwr-etched.step / sn74ahct86pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct86pwr.step / sn74ahct86pwr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
sn74ahct86pwr.step 194 KB You want the bare part, or you mark your own boards.
sn74ahct86pwr-etched.step 2.7 MB You want the part with SN74AHCT86PWR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 689 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 0f79b89c1a2ef105, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF