main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8h ago
viewers sn65lvds9638dgkr: viewers · Ray 8h ago
package.json Publish 0.1.0 · Ray 8h ago
page.json Set visibility: public · Ray 8h ago
README.md Initial commit: component/sn65lvds9638dgkr · Ray 8h ago
sn65lvds9638dgkr-etched.glb sn65lvds9638dgkr: factory component page (tier=mfr) · Ray 8h ago
sn65lvds9638dgkr-etched.step sn65lvds9638dgkr: factory component page (tier=mfr) · Ray 8h ago
sn65lvds9638dgkr-hero.glb Publish 0.1.0 · Ray 8h ago
sn65lvds9638dgkr-hero.overlay.json Publish 0.1.0 · Ray 8h ago
sn65lvds9638dgkr.glb Publish 0.1.0 · Ray 8h ago
sn65lvds9638dgkr.kicad_mod Publish 0.1.0 · Ray 8h ago
sn65lvds9638dgkr.kicad_sym Publish 0.1.0 · Ray 8h ago
sn65lvds9638dgkr.lbr Publish 0.1.0 · Ray 8h ago
sn65lvds9638dgkr.step Publish 0.1.0 · Ray 8h ago

SN65LVDS9638DGKR

Texas Instruments · LVDS ICs · MSOP-8

SN65LVDS9638DGKR from Texas Instruments, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Supply voltage, recommended operating range 3.0 V to 3.6 V.
2 1A input LVTTL input signal for channel 1; high-level input voltage minimum 2 V, low-level maximum 0.8 V.
3 2A input LVTTL input signal for channel 2; high-level input voltage minimum 2 V, low-level maximum 0.8 V.
4 GND power_in Ground reference.
5 2Z output Differential LVDS inverting output for channel 2; typical 350 mV differential output voltage into 100-Ω load.
6 2Y output Differential LVDS non-inverting output for channel 2; typical 350 mV differential output voltage into 100-Ω load.
7 1Z output Differential LVDS inverting output for channel 1; typical 350 mV differential output voltage into 100-Ω load.
8 1Y output Differential LVDS non-inverting output for channel 1; typical 350 mV differential output voltage into 100-Ω load.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: SN65LVDS9638DGKR
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: sn65lvds9638dgkr-etched.step / sn65lvds9638dgkr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvds9638dgkr.step / sn65lvds9638dgkr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (57 pp, sha256 7f0f885ccc1adfad, retrieved 2026-10-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF