main
Ray Set visibility: public d1926aa 12d ago
{
  "schema_version": 1,
  "type": "component",
  "slug": "sn65lvds122pwr",
  "title": "SN65LVDS122PWR",
  "brief": "Texas Instruments Signal Switches, Multiplexers, Decoders, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.1.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "logic",
    "sn65lvds122pwr",
    "factory-2.0.0",
    "extractor-text"
  ],
  "component": {
    "mpn": "SN65LVDS122PWR",
    "manufacturer": "Texas Instruments",
    "package": "TSSOP-16",
    "pin_count": 16,
    "category": "Logic",
    "subcategory": "Signal Switches, Multiplexers, Decoders",
    "datasheet": "https://www.ti.com/lit/ds/symlink/sn65lvds122.pdf",
    "parts": {
      "symbol": "sn65lvds122pwr.kicad_sym",
      "footprint": "sn65lvds122pwr.kicad_mod",
      "model_3d": "sn65lvds122pwr-hero.glb",
      "model_3d_plain": "sn65lvds122pwr.glb",
      "model_3d_step": "sn65lvds122pwr-etched.step",
      "model_3d_step_plain": "sn65lvds122pwr.step",
      "lbr": "sn65lvds122pwr.lbr"
    },
    "distributor_links": {
      "lcsc": "C2862802",
      "digikey": "296-SN65LVDS122PWRTR-ND",
      "mouser": "595-SN65LVDS122PWR"
    },
    "distributor_check": {
      "checked_at": "2026-10-11T10:58:26Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-SN65LVDS122PWRTR-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "595-SN65LVDS122PWR",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "1B",
        "type": "input",
        "description": "Inverting differential LVDS receiver input of channel 1; the input common-mode range is 0 V to 4 V and the differential input threshold is ±100 mV with 25 mV hysteresis."
      },
      {
        "number": "2",
        "name": "1A",
        "type": "input",
        "description": "Non-inverting differential LVDS receiver input of channel 1; the input common-mode range is 0 V to 4 V and the absolute voltage range for A and B is -0.7 V to 4.3 V."
      },
      {
        "number": "3",
        "name": "S0",
        "type": "input",
        "description": "Logic select input that sets the internal configuration of the device together with S1; the high-level input is 2 V to 4 V and the low-level input is 0 V to 0.8 V."
      },
      {
        "number": "4",
        "name": "1DE",
        "type": "input",
        "description": "Driver enable input for output channel 1; the high-level input is 2 V to 4 V and the low-level input is 0 V to 0.8 V, and the outputs go high-impedance when disabled."
      },
      {
        "number": "5",
        "name": "S1",
        "type": "input",
        "description": "Logic select input that sets the internal configuration of the device together with S0; the high-level input is 2 V to 4 V and the low-level input is 0 V to 0.8 V."
      },
      {
        "number": "6",
        "name": "2A",
        "type": "input",
        "description": "Non-inverting differential LVDS receiver input of channel 2; the input common-mode range is 0 V to 4 V and the absolute voltage range for A and B is -0.7 V to 4.3 V."
      },
      {
        "number": "7",
        "name": "2B",
        "type": "input",
        "description": "Inverting differential LVDS receiver input of channel 2; the input common-mode range is 0 V to 4 V and the differential input threshold is ±100 mV with 25 mV hysteresis."
      },
      {
        "number": "8",
        "name": "GND",
        "type": "power_in",
        "description": "Network ground terminal; all voltages except differential I/O bus voltages are referenced to this pin."
      },
      {
        "number": "9",
        "name": "GND",
        "type": "power_in",
        "description": "Network ground terminal; all voltages except differential I/O bus voltages are referenced to this pin."
      },
      {
        "number": "10",
        "name": "2Y",
        "type": "output",
        "description": "Non-inverting differential LVDS driver output of channel 2 with a differential output voltage magnitude of 247 mV to 454 mV and a steady-state common-mode voltage of 1.125 V to 1.375 V."
      },
      {
        "number": "11",
        "name": "2Z",
        "type": "output",
        "description": "Inverting differential LVDS driver output of channel 2 with a differential output voltage magnitude of 247 mV to 454 mV and a steady-state common-mode voltage of 1.125 V to 1.375 V."
      },
      {
        "number": "12",
        "name": "2DE",
        "type": "input",
        "description": "Driver enable input for output channel 2; the high-level input is 2 V to 4 V and the low-level input is 0 V to 0.8 V, and the outputs go high-impedance when disabled."
      },
      {
        "number": "13",
        "name": "1Z",
        "type": "output",
        "description": "Inverting differential LVDS driver output of channel 1 with a differential output voltage magnitude of 247 mV to 454 mV and a steady-state common-mode voltage of 1.125 V to 1.375 V."
      },
      {
        "number": "14",
        "name": "1Y",
        "type": "output",
        "description": "Non-inverting differential LVDS driver output of channel 1 with a differential output voltage magnitude of 247 mV to 454 mV and a steady-state common-mode voltage of 1.125 V to 1.375 V."
      },
      {
        "number": "15",
        "name": "VCC",
        "type": "power_in",
        "description": "Supply voltage pin; the recommended supply range is 3 V to 3.6 V (3.3 V nominal) and the absolute maximum is -0.5 V to 4 V."
      },
      {
        "number": "16",
        "name": "VCC",
        "type": "power_in",
        "description": "Supply voltage pin; the recommended supply range is 3 V to 3.6 V (3.3 V nominal) and the absolute maximum is -0.5 V to 4 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The datasheet gives the TSSOP (PW) pin assignment only as a top-view graphic. The pin-number-to-name; Only the PW (TSSOP-16) package was used. The MPN SN65LVDS122PWR is listed as a TSSOP (PW) 16-pin par; The datasheet gives no pin-level descriptions. Descriptions were written from the recommended operat"
        ],
        "pages_sent": 23,
        "cost_usd": 0.0992,
        "at": "2026-10-11T10:58:10"
      },
      "datasheet": {
        "url": "https://www.ti.com/lit/ds/symlink/sn65lvds122.pdf",
        "pages": 23,
        "sha256": "b5aa094ef1e7ada6",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 16,
        "described": 16,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "sn65lvds122pwr.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.4,
          5,
          1.1
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "sn65lvds122pwr-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.4,
          5,
          1.1
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "43813699f8c8b78439ec68461a4de5af35dfc7ea8166072156015e4a093e9ec2",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "Texas Instruments",
      "Package": "TSSOP-16",
      "Category": "Logic",
      "Pins": "16"
    }
  },
  "variants": [],
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "sn65lvds122pwr"
  ],
  "discovery_pitch": "SN65LVDS122PWR (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
  "author": {
    "name": "Ray",
    "email": "[email protected]"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "sn65lvds122pwr.kicad_sym",
    "sn65lvds122pwr.kicad_mod",
    "sn65lvds122pwr.glb",
    "sn65lvds122pwr.step",
    "sn65lvds122pwr.lbr",
    "docs/hero.png",
    "docs/sn65lvds122pwr-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "sn65lvds122pwr-hero.glb",
    "sn65lvds122pwr-hero.overlay.json"
  ],
  "visibility": {
    "public": true
  }
}