SI6423DQ-T1-GE3

{
  "slug": "si6423dq-t1-ge3",
  "version": "0.1.0",
  "type": "component",
  "description": "Vishay Intertech MOSFETs, TSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "transistors-thyristors",
    "si6423dq-t1-ge3",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "si6423dq-t1-ge3.kicad_sym",
    "si6423dq-t1-ge3.kicad_mod",
    "si6423dq-t1-ge3.glb",
    "si6423dq-t1-ge3.step",
    "si6423dq-t1-ge3.lbr",
    "docs/hero.png",
    "docs/si6423dq-t1-ge3-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "si6423dq-t1-ge3-hero.glb",
    "si6423dq-t1-ge3-hero.overlay.json",
    "si6423dq-t1-ge3-etched.glb"
  ],
  "component": {
    "mpn": "SI6423DQ-T1-GE3",
    "manufacturer": "Vishay Intertech",
    "package": "TSSOP-8",
    "pin_count": 8,
    "category": "Transistors/Thyristors",
    "subcategory": "MOSFETs",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589576012637384704",
    "parts": {
      "symbol": "si6423dq-t1-ge3.kicad_sym",
      "footprint": "si6423dq-t1-ge3.kicad_mod",
      "model_3d": "si6423dq-t1-ge3-hero.glb",
      "model_3d_plain": "si6423dq-t1-ge3-etched.glb",
      "model_3d_step": "si6423dq-t1-ge3-etched.step",
      "model_3d_step_plain": "si6423dq-t1-ge3.step",
      "lbr": "si6423dq-t1-ge3.lbr"
    },
    "distributor_links": {
      "lcsc": "C2842885",
      "digikey": "SI6423DQ-T1-GE3TR-ND",
      "mouser": "781-SI6423DQ-T1-GE3"
    },
    "distributor_check": {
      "checked_at": "2026-10-19T04:14:07Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "SI6423DQ-T1-GE3TR-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "781-SI6423DQ-T1-GE3",
        "status": "found",
        "lifecycle": "End of Life"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "D",
        "type": "passive",
        "description": "Drain of the P-channel MOSFET, rated for VDS = -12 V; pins 1, 5 and 8 are the drain and are connected together on the board."
      },
      {
        "number": "2",
        "name": "S",
        "type": "passive",
        "description": "Source of the MOSFET; must be tied common with pins 3, 6 and 7."
      },
      {
        "number": "3",
        "name": "S",
        "type": "passive",
        "description": "Source of the MOSFET; must be tied common with pins 2, 6 and 7."
      },
      {
        "number": "4",
        "name": "G",
        "type": "input",
        "description": "Gate of the P-channel MOSFET; gate-source voltage limited to ±8 V."
      },
      {
        "number": "5",
        "name": "D",
        "type": "passive",
        "description": "Drain of the P-channel MOSFET, connected together with pins 1 and 8."
      },
      {
        "number": "6",
        "name": "S",
        "type": "passive",
        "description": "Source of the MOSFET; must be tied common with pins 2, 3 and 7."
      },
      {
        "number": "7",
        "name": "S",
        "type": "passive",
        "description": "Source of the MOSFET; must be tied common with pins 2, 3 and 6."
      },
      {
        "number": "8",
        "name": "D",
        "type": "passive",
        "description": "Drain of the P-channel MOSFET, connected together with pins 1 and 5."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: No pin-level electrical limits are given per pin in the datasheet; descriptions use the absolute max; The pin-number-to-function mapping was read from the text layout of the TSSOP-8 top-view diagram (to; Pin types are assigned per KiCad conventions (drain/source as passive, gate as input); the datasheet"
        ],
        "pages_sent": 11,
        "cost_usd": 0.0587,
        "at": "2026-10-19T04:10:58"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589576012637384704",
        "pages": 11,
        "sha256": "284f59d3aea17496",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "si6423dq-t1-ge3.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          4.9,
          3.0,
          1.1
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "cf28a51742b2e31065e201d1b313207140cbfb49062efd938788f7a310d02738",
        "checked": "2026-10-19",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "si6423dq-t1-ge3-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          4.9,
          3.0,
          1.1
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "ce681b6adfd30148e5f15568edfdc0a4083f2ab14c7a6bd327182b81752d0045",
        "checked": "2026-10-19",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}