component

SI4848ADY-T1-GE3

Public Made by Adom

by adom

Vishay Intertech MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorssi4848ady-t1-ge3factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14d ago
viewers si4848ady-t1-ge3: viewers · Ray 14d ago
package.json Publish 0.1.0 · Ray 14d ago
page.json Set visibility: public · Ray 14d ago
README.md Publish 0.1.0 · Ray 14d ago
si4848ady-t1-ge3-etched.glb Publish 0.1.0 · Ray 14d ago
si4848ady-t1-ge3-etched.step si4848ady-t1-ge3: factory component page (tier=lcsc) · Ray 14d ago
si4848ady-t1-ge3-hero.glb si4848ady-t1-ge3: hero GLB from the etched model (keeps the MPN mark) · Ray 14d ago
si4848ady-t1-ge3-hero.overlay.json Publish 0.1.0 · Ray 14d ago
si4848ady-t1-ge3.glb Publish 0.1.0 · Ray 14d ago
si4848ady-t1-ge3.kicad_mod Publish 0.1.0 · Ray 14d ago
si4848ady-t1-ge3.kicad_sym Publish 0.1.0 · Ray 14d ago
si4848ady-t1-ge3.lbr Publish 0.1.0 · Ray 14d ago
si4848ady-t1-ge3.step Publish 0.1.0 · Ray 14d ago

SI4848ADY-T1-GE3

Vishay Intertech · MOSFETs · SO-8

SI4848ADY-T1-GE3 from Vishay Intertech, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the N-channel MOSFET; the datasheet rates the drain-source voltage at 150 V and the gate-source voltage at ±20 V.
2 S passive Source terminal of the N-channel MOSFET; the datasheet rates the drain-source voltage at 150 V and the gate-source voltage at ±20 V.
3 S passive Source terminal of the N-channel MOSFET; the datasheet rates the drain-source voltage at 150 V and the gate-source voltage at ±20 V.
4 G input Gate terminal of the N-channel MOSFET; the absolute maximum gate-source voltage is ±20 V, and the gate-source threshold is 2 to 4 V at ID = 250 µA.
5 D passive Drain terminal of the N-channel MOSFET; the datasheet rates the drain-source voltage at 150 V and continuous drain current at 5.5 A at TC = 25 °C.
6 D passive Drain terminal of the N-channel MOSFET; the datasheet rates the drain-source voltage at 150 V and continuous drain current at 5.5 A at TC = 25 °C.
7 D passive Drain terminal of the N-channel MOSFET; the datasheet rates the drain-source voltage at 150 V and continuous drain current at 5.5 A at TC = 25 °C.
8 D passive Drain terminal of the N-channel MOSFET; the datasheet rates the drain-source voltage at 150 V and continuous drain current at 5.5 A at TC = 25 °C.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SO-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-source voltage VDS 150 V 1
Gate-source voltage VGS -20 20 V 1
Continuous drain current ID 5.5 A TC = 25 °C 1
Continuous drain current ID 4.4 A TC = 70 °C 1
Continuous drain current ID 3.9 A TA = 25 °C, notes a, b 1
Continuous drain current ID 3.1 A TA = 70 °C, notes a, b 1
Pulsed drain current IDM 20 A t = 100 μs 1
Continuous source-drain diode current IS 4.2 A TC = 25 °C 1
Continuous source-drain diode current IS 2.1 A TA = 25 °C, notes a, b 1
Single pulse avalanche current IAS 10 A L = 0.1 mH 1
Single pulse avalanche energy EAS 5 mJ 1
Maximum power dissipation PD 5 W TC = 25 °C 1
Maximum power dissipation PD 3.2 W TC = 70 °C 1
Maximum power dissipation PD 2.5 W TA = 25 °C, notes a, b 1
Maximum power dissipation PD 1.6 W TA = 70 °C, notes a, b 1
Operating junction and storage temperature range TJ, Tstg -55 150 °C 1
Maximum junction-to-ambient RthJA 43 50 °C/W t ≤ 10 s, notes a, c 1
Maximum junction-to-foot (drain) RthJF 19 25 °C/W Steady state 1
Drain-source breakdown voltage VDS 150 V VGS = 0 V, ID = 250 μA 2
Gate-source threshold voltage VGS(th) 2 4 V VDS = VGS, ID = 250 μA 2
Gate-source leakage IGSS -100 100 nA VDS = 0 V, VGS = ±20 V 2
Zero gate voltage drain current IDSS 1 μA VDS = 150 V, VGS = 0 V 2
Zero gate voltage drain current IDSS 10 μA VDS = 150 V, VGS = 0 V, TJ = 70 °C 2
On-state drain current ID(on) 10 A VDS ≥ 10 V, VGS = 10 V 2
Drain-source on-state resistance RDS(on) 0.07 0.084 Ω VGS = 10 V, ID = 3.9 A 2
Drain-source on-state resistance RDS(on) 0.102 0.133 Ω VGS = 6 V, ID = 3.1 A 2
Total gate charge Qg 6.5 9.5 nC VDS = 75 V, VGS = 10 V, ID = 3.9 A 2
Total gate charge Qg 4.4 6.6 nC VDS = 75 V, VGS = 6 V, ID = 3.9 A 2
Gate resistance Rg 0.2 1.1 2.2 Ω f = 1 MHz 2
Turn-on delay time td(on) 8 16 ns VDD = 75 V, RL = 24.2 (Ω as printed), ID 3.1 A, VGEN = 10 V, Rg = 1 Ω 2
Rise time tr 22 35 ns VDD = 75 V, RL = 24.2 (Ω as printed), ID 3.1 A, VGEN = 10 V, Rg = 1 Ω 2
Turn-off delay time td(off) 12 24 ns VDD = 75 V, RL = 24.2 (Ω as printed), ID 3.1 A, VGEN = 10 V, Rg = 1 Ω 2
Fall time tf 22 35 ns VDD = 75 V, RL = 24.2 (Ω as printed), ID 3.1 A, VGEN = 10 V, Rg = 1 Ω 2
Turn-on delay time td(on) 10 20 ns VDD = 75 V, RL = 24.2 (Ω as printed), ID 3.1 A, VGEN = 7.5 V, Rg = 1 Ω 2
Rise time tr 22 40 ns VDD = 75 V, RL = 24.2 (Ω as printed), ID 3.1 A, VGEN = 7.5 V, Rg = 1 Ω 2
Turn-off delay time td(off) 10 20 ns VDD = 75 V, RL = 24.2 (Ω as printed), ID 3.1 A, VGEN = 7.5 V, Rg = 1 Ω 2
Fall time tf 20 40 ns VDD = 75 V, RL = 24.2 (Ω as printed), ID 3.1 A, VGEN = 7.5 V, Rg = 1 Ω 2
Continuous source-drain diode current IS 2.1 A TC = 25 °C 2
Pulse diode forward current ISM 20 A 2
Body diode voltage VSD 0.85 1.2 V IS = 3.1 A, VGS = 0 V 2
Body diode reverse recovery time trr 57 86 ns IF = 3.1 A, di/dt = 100 A/μs, TJ = 25 °C 2
Body diode reverse recovery charge Qrr 110 165 nC IF = 3.1 A, di/dt = 100 A/μs, TJ = 25 °C 2

CAD (KiCad official)

  • Symbol: SI4848ADY-T1-GE3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: si4848ady-t1-ge3-etched.step / si4848ady-t1-ge3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); si4848ady-t1-ge3.step / si4848ady-t1-ge3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (9 pp, sha256 a51731cacf2861bc, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF