main
Ray Publish 0.1.0 8599da4 13h ago
{
  "slug": "si4056dy-t1-ge3",
  "version": "0.1.0",
  "type": "component",
  "description": "Vishay Intertech MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "transistors",
    "si4056dy-t1-ge3",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "si4056dy-t1-ge3.kicad_sym",
    "si4056dy-t1-ge3.kicad_mod",
    "si4056dy-t1-ge3.glb",
    "si4056dy-t1-ge3.step",
    "si4056dy-t1-ge3.lbr",
    "docs/hero.png",
    "docs/si4056dy-t1-ge3-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "si4056dy-t1-ge3-hero.glb",
    "si4056dy-t1-ge3-hero.overlay.json",
    "si4056dy-t1-ge3-etched.glb"
  ],
  "component": {
    "mpn": "SI4056DY-T1-GE3",
    "manufacturer": "Vishay Intertech",
    "package": "SO-8",
    "pin_count": 8,
    "category": "Transistors",
    "subcategory": "MOSFETs",
    "datasheet": "https://www.vishay.com/docs/62662/si4056dy.pdf",
    "parts": {
      "symbol": "si4056dy-t1-ge3.kicad_sym",
      "footprint": "si4056dy-t1-ge3.kicad_mod",
      "model_3d": "si4056dy-t1-ge3-hero.glb",
      "model_3d_plain": "si4056dy-t1-ge3-etched.glb",
      "model_3d_step": "si4056dy-t1-ge3-etched.step",
      "model_3d_step_plain": "si4056dy-t1-ge3.step",
      "lbr": "si4056dy-t1-ge3.lbr"
    },
    "distributor_links": {
      "lcsc": "C515650",
      "digikey": "SI4056DY-T1-GE3TR-ND"
    },
    "distributor_check": {
      "checked_at": "2026-10-22T22:19:14Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "SI4056DY-T1-GE3TR-ND",
        "status": "found"
      },
      "mouser": {
        "pn": null,
        "status": "quota"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "S",
        "type": "passive",
        "description": "Source of the N-channel MOSFET, tied with pins 2 and 3 in the SO-8 single configuration."
      },
      {
        "number": "2",
        "name": "S",
        "type": "passive",
        "description": "Source of the N-channel MOSFET, tied with pins 1 and 3 in the SO-8 single configuration."
      },
      {
        "number": "3",
        "name": "S",
        "type": "passive",
        "description": "Source of the N-channel MOSFET, tied with pins 1 and 2 in the SO-8 single configuration."
      },
      {
        "number": "4",
        "name": "G",
        "type": "input",
        "description": "Gate of the N-channel MOSFET; gate-source voltage limit is ±20 V."
      },
      {
        "number": "5",
        "name": "D",
        "type": "passive",
        "description": "Drain of the N-channel MOSFET, tied with pins 6, 7 and 8; VDS rated 100 V."
      },
      {
        "number": "6",
        "name": "D",
        "type": "passive",
        "description": "Drain of the N-channel MOSFET, tied with pins 5, 7 and 8; VDS rated 100 V."
      },
      {
        "number": "7",
        "name": "D",
        "type": "passive",
        "description": "Drain of the N-channel MOSFET, tied with pins 5, 6 and 8; VDS rated 100 V."
      },
      {
        "number": "8",
        "name": "D",
        "type": "passive",
        "description": "Drain of the N-channel MOSFET, tied with pins 5, 6 and 7; VDS rated 100 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-sonnet-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Pin-to-function mapping is read from the garbled top-view text on page 1 (S on 1-3, G on 4, D on 5-8"
        ],
        "pages_sent": 9,
        "cost_usd": 0.083,
        "at": "2026-10-22T22:19:00"
      },
      "datasheet": {
        "url": "https://www.vishay.com/docs/62662/si4056dy.pdf",
        "pages": 9,
        "sha256": "43331bb35a03d2e0",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "si4056dy-t1-ge3.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
        "checked": "2026-10-22",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "si4056dy-t1-ge3-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "8e60f87eb8b7f55a56e81e52d0a28232d34f61e4845752e669acc4179831c148",
        "checked": "2026-10-22",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}