main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers sgm61220xtn6g: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
sgm61220xtn6g-etched.glb Publish 0.1.0 · Ray 17d ago
sgm61220xtn6g-etched.step sgm61220xtn6g: factory component page (tier=lcsc) · Ray 17d ago
sgm61220xtn6g-hero.glb sgm61220xtn6g: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
sgm61220xtn6g-hero.overlay.json Publish 0.1.0 · Ray 17d ago
sgm61220xtn6g.glb Publish 0.1.0 · Ray 17d ago
sgm61220xtn6g.kicad_mod Publish 0.1.0 · Ray 17d ago
sgm61220xtn6g.kicad_sym Publish 0.1.0 · Ray 17d ago
sgm61220xtn6g.lbr Publish 0.1.0 · Ray 17d ago
sgm61220xtn6g.step Publish 0.1.0 · Ray 17d ago

SGM61220XTN6G

SGMICRO · DC-DC Converters · TSOT-23-6

SGM61220XTN6G from SGMICRO, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Device ground reference pin.
2 SW output Switching node at the junction of the internal lower and upper power MOSFETs; connect to the output inductor and the bootstrap capacitor, with SW voltage rated -0.1V to 28V in recommended operation.
3 VIN power_in Input supply pin that powers the control circuitry and power converter over 4.5V to 28V, with high-frequency ceramic decoupling placed as close as possible between VIN and GND and input under-voltage protected by UVLO.
4 FB input Feedback sense pin for output voltage programming, normally regulated at 0.603V, with a recommended FB voltage range of -0.1V to 3V.
5 EN input Enable pin: the device operates when EN is high and shuts down when low, is enabled if left floating, and can be used to set the UVLO thresholds; recommended EN voltage is -0.1V to 5.5V.
6 BOOT output Bootstrap pin for the high-side gate drive; place a 0.1µF capacitor between BOOT and SW close to the device with no series resistor.

Key specifications

Parameter Value
Manufacturer SGMICRO
Package TSOT-23-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage Range VIN 4.5 28 V 4
EN Terminal Input Threshold, rising VIH 1.19 1.33 V Rising 4
EN Terminal Input Threshold, falling VIL 0.93 1.1 V Falling 4
Feedback Voltage VFB 0.585 0.603 0.62 V VIN = 12V, TJ = +25℃ 4
High-side FET On-Resistance RDSON_HS 66 116 mΩ VBOOT - VSW = 5V 4
Low-side FET On-Resistance RDSON_LS 36 63 mΩ VIN = 12V 4
High-side Current Limit ILIM_HS 3.2 3.8 4.5 A Maximum inductor peak current, TJ = +25℃ 4
Low-side Current Limit ILIM_LS 2.2 A Maximum inductor valley current, TJ = +25℃ 4
UVLO Threshold Voltage, rising VIN VUVLO 4.1 4.5 V Rising VIN 4
UVLO Threshold Voltage, falling VIN VUVLO 3.4 3.7 V Falling VIN 4
Switching Frequency fSW 340 410 480 kHz 4
Non-Switching Quiescent Current IQ 25 µA VEN = 5V, VFB = 1V 4
Shutdown Supply Current ISD 2 µA EN = GND 4
EN Terminal Leakage Current, low IIL 0.45 μA VEN = 0.5V 4
EN Terminal Leakage Current, high IIH 1.44 μA VEN = 1.5V 4
UVLO Hysteresis VUVLO_HYS 400 mV 4
Thermal Shutdown TSHDN 165 ℃ Rising temperature 4
Thermal Shutdown Hysteresis THYS 10 ℃ 4
Soft-Start Time tSS 5 ms 4
Input Voltage Range (absolute maximum) -0.3 30 V 2
EN and BOOT-SW Voltages (absolute maximum) -0.3 6 V 2
SW Voltage (absolute maximum) -0.3 30 V 2
SW Voltage (20ns transient) -5 30 V 20ns transient 2
FB Voltage (absolute maximum) -0.3 3.5 V 2
Junction Temperature 150 ℃ 2
Storage Temperature Range -65 150 ℃ 2
Lead Temperature (Soldering) 260 ℃ Soldering, 10s 2
Input Voltage Range (recommended) 4.5 28 V 2
EN and BOOT-SW Voltages (recommended) -0.1 5.5 V 2
SW Voltage (recommended) -0.1 28 V 2
FB Voltage (recommended) -0.1 3 V 2
Operating Junction Temperature Range -40 125 ℃ 2
Package Thermal Resistance, junction-to-ambient θJA 123 ℃/W TSOT-23-6 2
Package Thermal Resistance, junction-to-case (top) RθJC(TOP) 45 ℃/W TSOT-23-6 2

CAD (KiCad official)

  • Symbol: SGM61220XTN6G
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: sgm61220xtn6g-etched.step / sgm61220xtn6g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sgm61220xtn6g.step / sgm61220xtn6g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: SGMICRO datasheet (17 pp, sha256 d2487e959afe4bd0, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF