component
SD4950TR
Public Made by Adomby adom
Hangzhou Silan Microelectronics DC-DC Converters, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
{
"slug": "sd4950tr",
"version": "0.1.0",
"type": "component",
"description": "Hangzhou Silan Microelectronics DC-DC Converters, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management (pmic)",
"sd4950tr",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"sd4950tr.kicad_sym",
"sd4950tr.kicad_mod",
"sd4950tr.glb",
"sd4950tr.step",
"sd4950tr.lbr",
"docs/hero.png",
"docs/sd4950tr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"sd4950tr-hero.glb",
"sd4950tr-hero.overlay.json"
],
"component": {
"mpn": "SD4950TR",
"manufacturer": "Hangzhou Silan Microelectronics",
"package": "SOP-8",
"pin_count": 8,
"category": "Power Management (PMIC)",
"subcategory": "DC-DC Converters",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590908813950337025",
"parts": {
"symbol": "sd4950tr.kicad_sym",
"footprint": "sd4950tr.kicad_mod",
"model_3d": "sd4950tr-hero.glb",
"model_3d_plain": "sd4950tr.glb",
"model_3d_step": "sd4950tr-etched.step",
"model_3d_step_plain": "sd4950tr.step",
"lbr": "sd4950tr.lbr"
},
"distributor_links": {
"lcsc": "C19712348"
},
"distributor_check": {
"checked_at": "2026-10-09T23:21:10Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "deferred",
"error": "shared DigiKey quota guard: 539 calls left today"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "SW",
"type": "output",
"description": "Drain of the internal 150 V power MOSFET for the DC/DC flyback stage, rated -0.3 to 150 V referenced to CS."
},
{
"number": "2",
"name": "VDD",
"type": "power_in",
"description": "PoE positive power input for the PD controller, rated -0.3 to 100 V referenced to VSS, with internal UVLO turning on above 38 V and off below 31 V."
},
{
"number": "3",
"name": "VSS",
"type": "power_in",
"description": "PoE negative power input and the reference node for the PD controller electrical parameters."
},
{
"number": "4",
"name": "GND",
"type": "power_in",
"description": "Ground for the DC/DC controller, with the GND input current internally limited to 960 mA."
},
{
"number": "5",
"name": "VCC",
"type": "power_in",
"description": "Supply for the DC/DC controller, with an operating range of 9.5 to 20 V, start-up at 16.2 V, UVLO off at 8.4 V, absolute maximum of 26 V, and VCC overvoltage protection at 22.5 V."
},
{
"number": "6",
"name": "COMP",
"type": "output",
"description": "DC/DC loop compensation pin, with a high clamp of 2.3 to 2.5 V (2.4 V typical) and an absolute maximum rating of -0.3 to 7 V."
},
{
"number": "7",
"name": "FB",
"type": "input",
"description": "DC/DC feedback input sampled at half the demagnetization time and regulated to a 3 V reference, with output overvoltage at 3.5 V, short-circuit detection at 1.45 V, and an absolute maximum rating of -0.3 to 7 V."
},
{
"number": "8",
"name": "CS",
"type": "input",
"description": "DC/DC peak-current sense input, with CS maximum of 0.8 V typical, abnormal-current protection at 1 V, and an absolute maximum rating of -0.3 to 7 V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The pin-arrangement diagram text on page 3 is garbled and its numbering is hard to map to physical p"
],
"pages_sent": 13,
"cost_usd": 0.0565,
"at": "2026-10-09T23:18:53"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590908813950337025",
"pages": 13,
"sha256": "c941bc2793c9cecd",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "sd4950tr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-09",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "sd4950tr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "7b7992afa141e56ea782384767ed54f8ea774d26f3825b1140220c196414625f",
"checked": "2026-10-09",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}