Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SD4950TR

Hangzhou Silan Microelectronics · DC-DC Converters · SOP-8

SD4950TR from Hangzhou Silan Microelectronics, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Drain of the internal 150 V power MOSFET for the DC/DC flyback stage, rated -0.3 to 150 V referenced to CS.
2 VDD power_in PoE positive power input for the PD controller, rated -0.3 to 100 V referenced to VSS, with internal UVLO turning on above 38 V and off below 31 V.
3 VSS power_in PoE negative power input and the reference node for the PD controller electrical parameters.
4 GND power_in Ground for the DC/DC controller, with the GND input current internally limited to 960 mA.
5 VCC power_in Supply for the DC/DC controller, with an operating range of 9.5 to 20 V, start-up at 16.2 V, UVLO off at 8.4 V, absolute maximum of 26 V, and VCC overvoltage protection at 22.5 V.
6 COMP output DC/DC loop compensation pin, with a high clamp of 2.3 to 2.5 V (2.4 V typical) and an absolute maximum rating of -0.3 to 7 V.
7 FB input DC/DC feedback input sampled at half the demagnetization time and regulated to a 3 V reference, with output overvoltage at 3.5 V, short-circuit detection at 1.45 V, and an absolute maximum rating of -0.3 to 7 V.
8 CS input DC/DC peak-current sense input, with CS maximum of 0.8 V typical, abnormal-current protection at 1 V, and an absolute maximum rating of -0.3 to 7 V.

Key specifications

Parameter Value
Manufacturer Hangzhou Silan Microelectronics
Package SOP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: SD4950TR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sd4950tr-etched.step / sd4950tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sd4950tr.step / sd4950tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Hangzhou Silan Microelectronics datasheet (13 pp, sha256 c941bc2793c9cecd, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF