component
SCT2620MRER
Public Made by Adomby adom
SCT DC-DC Converters, MSOP-10-EP. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+12−9@@ -32,7 +32,7 @@ "number": "1", "name": "BOOT", "type": "passive",- "description": "Power supply bias for high-side power MOSFET gate driver. Connect a 0.1 \u00b5F bootstrap capacitor from BOOT to SW; charged when SW voltage is low. Abs max 72 V. BOOT-SW UVLO ~2.5 V."+ "description": "Power supply bias for high-side power MOSFET gate driver. Connect a 0.1 µF bootstrap capacitor from BOOT to SW; charged when SW voltage is low. Abs max 72 V. BOOT-SW UVLO ~2.5 V." }, { "number": "2",@@ -44,13 +44,13 @@ "number": "3", "name": "EN", "type": "input",- "description": "Enable pin with internal pull-up current (~4 \u00b5A at 1.5 V). Pull below 1.05 V to disable the converter; float or tie to VIN to enable. A resistor divider from VIN to GND on EN sets the programmable input UVLO threshold (VEN_H ~1.2 V)."+ "description": "Enable pin with internal pull-up current (~4 µA at 1.5 V). Pull below 1.05 V to disable the converter; float or tie to VIN to enable. A resistor divider from VIN to GND on EN sets the programmable input UVLO threshold (VEN_H ~1.2 V)." }, { "number": "4", "name": "SS/TR", "type": "passive",- "description": "Soft-start and tracking pin. An external capacitor sets the output voltage rise time via a 2.6 \u00b5A charge current. The voltage on this pin overrides the internal 0.8 V reference, enabling tracking/sequencing."+ "description": "Soft-start and tracking pin. An external capacitor sets the output voltage rise time via a 2.6 µA charge current. The voltage on this pin overrides the internal 0.8 V reference, enabling tracking/sequencing." }, { "number": "5",@@ -62,19 +62,19 @@ "number": "6", "name": "PWRGD", "type": "output",- "description": "Open-drain power-good output. Asserts low on thermal shutdown, dropout, over-voltage, or EN shutdown. VPG_LOW \u2264 0.1 V at 1 mA sink; leakage \u2264 200 nA at 5 V pull-up. Trips at ~90%/110% of VFB."+ "description": "Open-drain power-good output. Asserts low on thermal shutdown, dropout, over-voltage, or EN shutdown. VPG_LOW ≤ 0.1 V at 1 mA sink; leakage ≤ 200 nA at 5 V pull-up. Trips at ~90%/110% of VFB." }, { "number": "7", "name": "FB", "type": "input",- "description": "Inverting input of the trans-conductance error amplifier. Connect the tap of an external feedback resistor divider from VOUT to GND; regulated to VREF = 0.8 V (typ, \u00b11%)."+ "description": "Inverting input of the trans-conductance error amplifier. Connect the tap of an external feedback resistor divider from VOUT to GND; regulated to VREF = 0.8 V (typ, ±1%)." }, { "number": "8", "name": "COMP", "type": "output",- "description": "Error amplifier output. Connect an external frequency loop compensation network (typ R-C to GND). Trans-conductance Gm = 240 \u00b5A/V; clamps at 0.47 V (low) / 2.25 V (high)."+ "description": "Error amplifier output. Connect an external frequency loop compensation network (typ R-C to GND). Trans-conductance Gm = 240 µA/V; clamps at 0.47 V (low) / 2.25 V (high)." }, { "number": "9",@@ -86,13 +86,13 @@ "number": "10", "name": "SW", "type": "power_out",- "description": "Regulator switching node - drain of the internal high-side MOSFET (RDSON = 220 m\u03a9 typ). Connect to the external power inductor. Abs max -1 V to 65 V (-5 V for 10 ns transient). Peak current limit ~4.2 A."+ "description": "Regulator switching node - drain of the internal high-side MOSFET (RDSON = 220 mΩ typ). Connect to the external power inductor. Abs max -1 V to 65 V (-5 V for 10 ns transient). Peak current limit ~4.2 A." }, { "number": "11", "name": "PAD", "type": "power_in",- "description": "Exposed thermal pad, heat dissipation path of the die. Electrically connected to GND (pin 9). Must be soldered to the PCB ground plane for proper operation and optimized thermal performance (\u03b8JA = 62.5 \u00b0C/W)."+ "description": "Exposed thermal pad, heat dissipation path of the die. Electrically connected to GND (pin 9). Must be soldered to the PCB ground plane for proper operation and optimized thermal performance (θJA = 62.5 °C/W)." } ], "provenance": {@@ -156,5 +156,8 @@ "docs/sct2620mrer-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }