Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

RF430CL331HIRGTR

Texas Instruments · RFID ICs · QFN-16-EP(3x3)

RF430CL331HIRGTR from Texas Instruments, in a QFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ANT1 input RF antenna input 1 for AC-coupled connection to resonant LC antenna circuit.
2 ANT2 input RF antenna input 2 for AC-coupled connection to resonant LC antenna circuit.
3 RST input Reset input active-low with integrated 20-35 kΩ pullup resistor; held low for minimum one clock cycle to initiate device reset.
4 E0 input I2C address select pin 0; sets bit 0 of the programmable 7-bit slave address.
5 E1 input I2C address select pin 1; sets bit 1 of the programmable 7-bit slave address.
6 E2 input I2C address select pin 2; sets bit 2 of the programmable 7-bit slave address.
7 INTO output Interrupt output pin signaling enabled interrupt events; configurable active-high or active-low via General Control register.
8 I2C_READY output Status output; high level indicates I2C communication can be started, low level prohibits new I2C communication.
9 I2C_SIGNAL output Status output; low indicates wait-time-extension command is automatically being sent, I2C communication may continue.
10 SCL bidirectional I2C clock line with open-drain output; external pullup resistor required, supports clock stretching up to 400 kHz when master supports it.
11 SDA bidirectional I2C data line with open-drain output; external pullup resistor required, maximum write frequency 120 kHz and read frequency 100 kHz when device is addressed.
12 VCORE power_out Regulated 1.8 V core supply output for internal die circuitry; requires 0.1-0.47 µF decoupling capacitor.
13 VSS power_in Ground supply at 0 V reference potential.
14 NC unconnected No-connect pin, leave unconnected on printed circuit board.
15 VCC power_in 3.3 V primary supply input; operating range 3.0-3.6 V without RF field, 2.0-3.6 V with RF field present.
16 NC unconnected No-connect pin, leave unconnected on printed circuit board.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package QFN-16-EP(3x3)
Category RF And Wireless
Pins 17

CAD (KiCad official)

  • Symbol: RF430CL331HIRGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: QFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: rf430cl331hirgtr-etched.step / rf430cl331hirgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rf430cl331hirgtr.step / rf430cl331hirgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (63 pp, sha256 78d8ec602eefb231, retrieved 2026-09-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF