main
Ray Publish 0.1.0 bbdb77f 13h ago
{
  "slug": "pi6c4911506-06lie",
  "version": "0.1.0",
  "type": "component",
  "description": "Diodes Incorporated Clock Buffers, Drivers, TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "clock and timing",
    "pi6c4911506-06lie",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "pi6c4911506-06lie.kicad_sym",
    "pi6c4911506-06lie.kicad_mod",
    "pi6c4911506-06lie.glb",
    "pi6c4911506-06lie.step",
    "pi6c4911506-06lie.lbr",
    "docs/hero.png",
    "docs/pi6c4911506-06lie-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "pi6c4911506-06lie-hero.glb",
    "pi6c4911506-06lie-hero.overlay.json",
    "pi6c4911506-06lie-etched.glb"
  ],
  "component": {
    "mpn": "PI6C4911506-06LIE",
    "manufacturer": "Diodes Incorporated",
    "package": "TSSOP-24",
    "pin_count": 24,
    "category": "Clock and Timing",
    "subcategory": "Clock Buffers, Drivers",
    "datasheet": "https://www.diodes.com/assets/Datasheets/PI6C4911506-06LIE.pdf",
    "parts": {
      "symbol": "pi6c4911506-06lie.kicad_sym",
      "footprint": "pi6c4911506-06lie.kicad_mod",
      "model_3d": "pi6c4911506-06lie-hero.glb",
      "model_3d_plain": "pi6c4911506-06lie-etched.glb",
      "model_3d_step": "pi6c4911506-06lie-etched.step",
      "model_3d_step_plain": "pi6c4911506-06lie.step",
      "lbr": "pi6c4911506-06lie.lbr"
    },
    "distributor_links": {
      "lcsc": "C1545847",
      "digikey": "PI6C4911506-06LIE-ND",
      "mouser": "729-PI6C491150606LIE"
    },
    "distributor_check": {
      "checked_at": "2026-10-27T01:05:05Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "PI6C4911506-06LIE-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "729-PI6C491150606LIE",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "nQ2",
        "type": "output",
        "description": "Inverting output of differential pair 2 with LVPECL interface levels."
      },
      {
        "number": "2",
        "name": "Q2",
        "type": "output",
        "description": "Non-inverting output of differential pair 2 with LVPECL interface levels."
      },
      {
        "number": "3",
        "name": "VDD",
        "type": "power_in",
        "description": "Positive power supply pin, 3.135V to 3.465V or 2.375V to 2.625V."
      },
      {
        "number": "4",
        "name": "nQ1",
        "type": "output",
        "description": "Inverting output of differential pair 1 with LVPECL interface levels."
      },
      {
        "number": "5",
        "name": "Q1",
        "type": "output",
        "description": "Non-inverting output of differential pair 1 with LVPECL interface levels."
      },
      {
        "number": "6",
        "name": "VEE",
        "type": "power_in",
        "description": "Negative supply pin, tied to 0V."
      },
      {
        "number": "7",
        "name": "nQ0",
        "type": "output",
        "description": "Inverting output of differential pair 0 with LVPECL interface levels."
      },
      {
        "number": "8",
        "name": "Q0",
        "type": "output",
        "description": "Non-inverting output of differential pair 0 with LVPECL interface levels."
      },
      {
        "number": "9",
        "name": "CLK_SEL0",
        "type": "input",
        "description": "Clock select input 0 with internal pulldown, LVCMOS/LVTTL levels, see Table 3B."
      },
      {
        "number": "10",
        "name": "XTAL_IN",
        "type": "input",
        "description": "Parallel resonant crystal interface input, fundamental mode 12 to 40MHz crystal."
      },
      {
        "number": "11",
        "name": "XTAL_OUT",
        "type": "output",
        "description": "Parallel resonant crystal interface output."
      },
      {
        "number": "12",
        "name": "CLK_EN",
        "type": "input",
        "description": "Synchronizing clock enable with internal pullup, LVCMOS/LVTTL levels; outputs follow clock input when HIGH and are disabled when LOW."
      },
      {
        "number": "13",
        "name": "CLK0",
        "type": "input",
        "description": "LVCMOS/LVTTL clock input with internal pulldown (51kΩ typ), up to 300MHz."
      },
      {
        "number": "14",
        "name": "CLK1",
        "type": "input",
        "description": "Non-inverting differential clock input with internal pulldown (51kΩ typ), up to 1500MHz."
      },
      {
        "number": "15",
        "name": "nCLK1",
        "type": "input",
        "description": "Inverting differential clock input with internal pullup (51kΩ typ)."
      },
      {
        "number": "16",
        "name": "CLK_SEL1",
        "type": "input",
        "description": "Clock select input 1 with internal pulldown, LVCMOS/LVTTL levels, see Table 3B."
      },
      {
        "number": "17",
        "name": "nQ5",
        "type": "output",
        "description": "Inverting output of differential pair 5 with LVPECL interface levels."
      },
      {
        "number": "18",
        "name": "Q5",
        "type": "output",
        "description": "Non-inverting output of differential pair 5 with LVPECL interface levels."
      },
      {
        "number": "19",
        "name": "VDD",
        "type": "power_in",
        "description": "Positive power supply pin, 3.135V to 3.465V or 2.375V to 2.625V."
      },
      {
        "number": "20",
        "name": "nQ4",
        "type": "output",
        "description": "Inverting output of differential pair 4 with LVPECL interface levels."
      },
      {
        "number": "21",
        "name": "Q4",
        "type": "output",
        "description": "Non-inverting output of differential pair 4 with LVPECL interface levels."
      },
      {
        "number": "22",
        "name": "VDD",
        "type": "power_in",
        "description": "Positive power supply pin, 3.135V to 3.465V or 2.375V to 2.625V."
      },
      {
        "number": "23",
        "name": "nQ3",
        "type": "output",
        "description": "Inverting output of differential pair 3 with LVPECL interface levels."
      },
      {
        "number": "24",
        "name": "Q3",
        "type": "output",
        "description": "Non-inverting output of differential pair 3 with LVPECL interface levels."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-sonnet-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Pin-table gives pin numbers for pairs (e.g. '1, 2 nQ2, Q2'); order assigned by matching the pin-conf; XTAL_IN type is listed as Input and XTAL_OUT as Output; the crystal interface is analog, so passive/"
        ],
        "pages_sent": 7,
        "cost_usd": 0.0832,
        "at": "2026-10-27T01:04:49"
      },
      "datasheet": {
        "url": "https://www.diodes.com/assets/Datasheets/PI6C4911506-06LIE.pdf",
        "pages": 7,
        "sha256": "6ee920fda7506d93",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 24,
        "described": 24,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "pi6c4911506-06lie.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.4,
          7.8,
          0.97
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "706322f42d9793ebf28d5b80100a68bfa8769998a00b78acadf7af937fc1454f",
        "checked": "2026-10-27",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "pi6c4911506-06lie-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.4,
          7.8,
          0.97
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "0b1f007674ba75dc531464195afe1d3a13859ab4d520391d594a88bb5eaf1702",
        "checked": "2026-10-27",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}