component
PGA460TPWRQ1
Public Made by Adomby adom
Texas Instruments ADCs/DACs - Special Purpose, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242
{
"slug": "pga460tpwrq1",
"version": "0.1.0",
"type": "component",
"description": "Texas Instruments ADCs/DACs - Special Purpose, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"data acquisition",
"pga460tpwrq1",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"pga460tpwrq1.kicad_sym",
"pga460tpwrq1.kicad_mod",
"pga460tpwrq1.glb",
"pga460tpwrq1.step",
"pga460tpwrq1.lbr",
"docs/hero.png",
"docs/pga460tpwrq1-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"pga460tpwrq1-hero.glb",
"pga460tpwrq1-hero.overlay.json"
],
"component": {
"mpn": "PGA460TPWRQ1",
"manufacturer": "Texas Instruments",
"package": "TSSOP-16",
"pin_count": 16,
"category": "Data Acquisition",
"subcategory": "ADCs/DACs - Special Purpose",
"datasheet": "https://www.ti.com/cn/lit/gpn/pga460-q1",
"parts": {
"symbol": "pga460tpwrq1.kicad_sym",
"footprint": "pga460tpwrq1.kicad_mod",
"model_3d": "pga460tpwrq1-hero.glb",
"model_3d_plain": "pga460tpwrq1.glb",
"model_3d_step": "pga460tpwrq1-etched.step",
"model_3d_step_plain": "pga460tpwrq1.step",
"lbr": "pga460tpwrq1.lbr"
},
"distributor_links": {
"lcsc": "C2653132",
"digikey": "296-45512-2-ND",
"mouser": "595-PGA460TPWRQ1"
},
"distributor_check": {
"checked_at": "2026-10-11T14:47:44Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "296-45512-2-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "595-PGA460TPWRQ1",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "GND",
"type": "power_in",
"description": "Ground pin; the recommended ground voltage range for GND and GNDP is -0.1 V to 0.1 V."
},
{
"number": "2",
"name": "INP",
"type": "input",
"description": "Positive transducer receive input, with a recommended input voltage range of -0.1 V to 0.9 V and an input impedance of 300 kΩ (FSW < 80 kHz)."
},
{
"number": "3",
"name": "INN",
"type": "input",
"description": "Negative transducer receive input, with a recommended input voltage range of -0.1 V to 0.9 V, and its capacitor should be placed close to the pin."
},
{
"number": "4",
"name": "GND",
"type": "power_in",
"description": "Ground pin; the recommended ground voltage range for GND and GNDP is -0.1 V to 0.1 V."
},
{
"number": "5",
"name": "OUTA",
"type": "output",
"description": "Transducer driver output A, rated up to 30 V with a sink current limit of 500 mA maximum."
},
{
"number": "6",
"name": "GNDP",
"type": "power_in",
"description": "Power ground for the output driver; the recommended ground voltage range is -0.1 V to 0.1 V."
},
{
"number": "7",
"name": "OUTB",
"type": "output",
"description": "Transducer driver output B, rated up to 30 V with a sink current limit of 500 mA maximum."
},
{
"number": "8",
"name": "IO",
"type": "bidirectional",
"description": "Time command interface data input and output on a high-voltage open-drain pin with an internal 10 kΩ pull-up to VPWR, with recommended range -0.1 V to VPWR."
},
{
"number": "9",
"name": "TEST",
"type": "bidirectional",
"description": "Test output pin used to multiplex internal signals, with absolute maximum rating of -0.3 V to 5.5 V and recommended range -0.1 V to VIOREG."
},
{
"number": "10",
"name": "TXD",
"type": "output",
"description": "USART interface transmit output at 3.3 V or 5 V CMOS level depending on the configured IOREG voltage, with absolute maximum rating of -0.3 V to 5.5 V."
},
{
"number": "11",
"name": "RXD",
"type": "input",
"description": "USART interface receive input at 3.3 V or 5 V CMOS level depending on the configured IOREG voltage, with recommended range -0.1 V to VIOREG and an internal 100 kΩ pull-up."
},
{
"number": "12",
"name": "SCLK",
"type": "input",
"description": "USART synchronous mode clock input with recommended range -0.1 V to VIOREG and an internal 100 kΩ pull-down; connect to GND if the synchronous mode is not used."
},
{
"number": "13",
"name": "DECPL",
"type": "output",
"description": "Gate (or base) drive output for the external decoupling transistor, driven high at the IOREG level (3.3 V or 5 V) and absolute maximum rating of -0.3 V to 5.5 V."
},
{
"number": "14",
"name": "IOREG",
"type": "power_out",
"description": "I/O buffer voltage regulator capacitor pin, regulating to 3.3 V (2.95 V to 3.65 V) or 5 V (4.45 V to 5.65 V); the regulator does not support any external load."
},
{
"number": "15",
"name": "VPWR",
"type": "power_in",
"description": "Device supply voltage input, with a recommended range of 6 V to 15 V for transformer topology and 6 V to 28 V for direct-drive topology, and an absolute maximum of 30 V."
},
{
"number": "16",
"name": "AVDD",
"type": "power_out",
"description": "Analog voltage regulator capacitor pin, regulating to 1.8 V (1.74 V to 1.9 V) and requiring a 100 nF external capacitor; the regulator does not support any external load."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The datasheet labels IOREG and AVDD as 'P' (power) pins, which are internal regulator capacitor pins; The pin table lists TEST as I/O; I mapped it to KiCad bidirectional. Its function is a test output m; Limits in the pin descriptions come from the Absolute Maximum Ratings and Recommended Operating Cond"
],
"pages_sent": 55,
"cost_usd": 0.2628,
"at": "2026-10-11T14:47:28"
},
"datasheet": {
"url": "https://www.ti.com/cn/lit/gpn/pga460-q1",
"pages": 116,
"sha256": "b68ce7c2a3a68b62",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "pga460tpwrq1.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
"checked": "2026-10-11",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "pga460tpwrq1-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "a64123f02e5f4c336a2c1f1066d07c6489db8a3d1490cd6c9122894c0bd42cf2",
"checked": "2026-10-11",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}